5秒后页面跳转
EDI2GG41864V10D PDF预览

EDI2GG41864V10D

更新时间: 2024-11-09 04:30:51
品牌 Logo 应用领域
WEDC 静态存储器
页数 文件大小 规格书
9页 1118K
描述
SRAM Card, 256KX18, 10ns, CMOS, CARD EDGE, DIMM-120

EDI2GG41864V10D 数据手册

 浏览型号EDI2GG41864V10D的Datasheet PDF文件第2页浏览型号EDI2GG41864V10D的Datasheet PDF文件第3页浏览型号EDI2GG41864V10D的Datasheet PDF文件第4页浏览型号EDI2GG41864V10D的Datasheet PDF文件第5页浏览型号EDI2GG41864V10D的Datasheet PDF文件第6页浏览型号EDI2GG41864V10D的Datasheet PDF文件第7页 
EDI2GG41864V  
576 Kilobyte Synchronous Card Edge DIMM  
FEATURES  
4x64Kx18 Synchronous  
Flow-Through Architecture  
The EDI2KG41864VxxD2 is a Synchronous SRAM, 60 position  
Card Edge DIMM (120 contacts) Module, organized as 4x64Kx18.  
The Module contains four (4) Synchronous Burst Ram Devices,  
packaged in the industry standard JEDEC 14mmx20mm TQFP  
placed on a Multilayer FR4 Substrate. The module architecture is  
defined as a Synchronous Only, Flow-Through, Early Write device.  
This module provides high performance, ultra fast access times at a  
cost per bit benefit over BiCMOS Asynchronous SRAM based  
devices. As well as improved cost per bit, the use of Synchronous  
or Synchronous Burst devices or modules can ease the memory  
subsystem design by reducing or easing the memory controller  
requirement.  
Clock Controlled Registered Bank Enables (E1\,  
E2\, E3, E4\)  
Clock Controlled Registered Address  
Clock Controlled Registered Global Write (GW\)  
Aysnchronous Output Enable (G\)  
Internally self-timed Write  
Gold Lead Finish  
3.3V+ 10%, -5% Operation  
Access Speed(s): TKHQV=9.5, 10, 11, 12, 15ns  
Common Data I/O  
Synchronous operations are in relation to an externally supplied clock,  
registered address, registered global write, registered enables as well  
as an Asynchronous Output enable. All read and Write operations to  
this module are performed on Long Words (Double Words) 32 bit  
operation.  
High Capacitance (30pf) drive, at rated Access  
Speed  
Single total array Clock  
Multiple Vcc and Gnd  
Write cycles are internally self timed and are initiated by a rising clock  
edge. This feature relieves the designer the task of developing external  
write pulse width circuitry.  
PIN NAMES  
DQ0-DQ17  
Input/Output Bus  
A0-A15  
Address Bus  
E1\, E2\, E3\, E4\  
SynchronousBankEnables  
Array Clock  
Synchronous Global write Enable  
Asynchronous Output Enable  
3.3V Power Supply  
Gnd  
Clk  
GW\  
G\  
Vcc  
Vss  
1
White Electronic Designs Corporation  
(508) 366-5151 www.whiteedc.com  
• Westborough, MA 01581 •  
July1999 Rev  
ECO  

与EDI2GG41864V10D相关器件

型号 品牌 获取价格 描述 数据表
EDI2GG41864V11D WEDC

获取价格

SRAM Card, 256KX18, 11ns, CMOS, CARD EDGE, DIMM-120
EDI2GG41864V15D WEDC

获取价格

SRAM Card, 256KX18, 15ns, CMOS, CARD EDGE, DIMM-120
EDI2GG432128V10D WEDC

获取价格

SRAM Card, 512KX32, 10ns, CMOS, CARD EDGE, DIMM-120
EDI2GG432128V12D WEDC

获取价格

SRAM Card, 512KX32, 12ns, CMOS, CARD EDGE, DIMM-120
EDI2GG464128V WEDC

获取价格

4MB SYNCHRONOUS CARD EDGE DIMM
EDI2GG464128V10D WEDC

获取价格

4MB SYNCHRONOUS CARD EDGE DIMM
EDI2GG464128V11D WEDC

获取价格

4MB SYNCHRONOUS CARD EDGE DIMM
EDI2GG464128V12D WEDC

获取价格

4MB SYNCHRONOUS CARD EDGE DIMM
EDI2GG464128V15D WEDC

获取价格

4MB SYNCHRONOUS CARD EDGE DIMM
EDI2GG464128V95D WEDC

获取价格

4MB SYNCHRONOUS CARD EDGE DIMM