DTC114EM3T5G Series
Digital Transistors (BRT)
NPN Silicon Surface Mount Transistors
with Monolithic Bias Resistor Network
This new series of digital transistors is designed to replace a single
device and its external resistor bias network. The digital transistor
contains a single transistor with a monolithic bias network consisting
of two resistors; a series base resistor and a base−emitter resistor. The
digital transistor eliminates these individual components by
integrating them into a single device. The use of a digital transistor can
reduce both system cost and board space. The device is housed in the
SOT−723 package which is designed for low power surface mount
applications.
http://onsemi.com
NPN SILICON DIGITAL
TRANSISTORS
PIN 3
COLLECTOR
(OUTPUT)
Features
PIN 1
BASE
(INPUT)
R1
R2
• Simplifies Circuit Design
• Reduces Board Space
• Reduces Component Count
PIN 2
EMITTER
(GROUND)
• The SOT−723 Package can be Soldered using Wave or Reflow.
• Available in 4 mm, 8000 Unit Tape & Reel
• These are Pb−Free Devices
MAXIMUM RATINGS (T = 25°C unless otherwise noted)
A
3
SOT−723
CASE 631AA
STYLE 1
Rating
Collector-Base Voltage
Collector-Emitter Voltage
Collector Current
Symbol
Value
50
Unit
Vdc
V
CBO
V
CEO
2
1
50
Vdc
I
C
100
mAdc
Stresses exceeding Maximum Ratings may damage the device. Maximum
Ratings are stress ratings only. Functional operation above the Recommended
Operating Conditions is not implied. Extended exposure to stresses above the
Recommended Operating Conditions may affect device reliability.
MARKING DIAGRAM
xx
xx = Specific Device Code
(See Marking Table on page 2)
M = Date Code
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 2 of this data sheet.
© Semiconductor Components Industries, LLC, 2011
1
Publication Order Number:
March, 2011 − Rev. 4
DTC114EM3/D