5秒后页面跳转
DS92LV010A_07 PDF预览

DS92LV010A_07

更新时间: 2024-11-21 04:15:23
品牌 Logo 应用领域
美国国家半导体 - NSC /
页数 文件大小 规格书
10页 308K
描述
Bus LVDS 3.3/5.0V Single Transceiver

DS92LV010A_07 数据手册

 浏览型号DS92LV010A_07的Datasheet PDF文件第2页浏览型号DS92LV010A_07的Datasheet PDF文件第3页浏览型号DS92LV010A_07的Datasheet PDF文件第4页浏览型号DS92LV010A_07的Datasheet PDF文件第5页浏览型号DS92LV010A_07的Datasheet PDF文件第6页浏览型号DS92LV010A_07的Datasheet PDF文件第7页 
November 28, 2007  
DS92LV010A  
Bus LVDS 3.3/5.0V Single Transceiver  
General Description  
Features  
The DS92LV010A is one in a series of transceivers designed  
specifically for the high speed, low power proprietary bus  
backplane interfaces. The device operates from a single 3.3V  
or 5.0V power supply and includes one differential line driver  
and one receiver. To minimize bus loading the driver outputs  
and receiver inputs are internally connected. The logic inter-  
face provides maximum flexibility as 4 separate lines are  
provided (DIN, DE, RE, and ROUT). The device also features  
flow through which allows easy PCB routing for short stubs  
between the bus pins and the connector. The driver has 10  
mA drive capability, allowing it to drive heavily loaded back-  
planes, with impedance as low as 27 Ohms.  
Bus LVDS Signaling (BLVDS)  
Designed for Double Termination Applications  
Balanced Output Impedance  
Lite Bus Loading 5pF typical  
Glitch free power up/down (Driver disabled)  
3.3V or 5.0V Operation  
±1V Common Mode Range  
±100mV Receiver Sensitivity  
High Signaling Rate Capability (above 100 Mbps)  
Low Power CMOS design  
The driver translates between TTL levels (single-ended) to  
Low Voltage Differential Signaling levels. This allows for high  
speed operation, while consuming minimal power with re-  
duced EMI. In addition the differential signaling provides com-  
mon mode noise rejection of ±1V.  
Product offered in 8 lead SOIC package  
Industrial Temperature Range Operation  
The receiver threshold is ±100mV over a ±1V common mode  
range and translates the low voltage differential levels to stan-  
dard (CMOS/TTL) levels.  
Connection Diagram  
Order Number DS92LV01100A005T20M1  
See NS Package Number M08A  
Block Diagram  
10005202  
TRI-STATE® is a registered trademark of National Semiconductor Corporation.  
© 2007 National Semiconductor Corporation  
100052  
www.national.com  

与DS92LV010A_07相关器件

型号 品牌 获取价格 描述 数据表
DS92LV010AEP NSC

获取价格

Bus LVDS 3.3/5.0V Single Transceiver
DS92LV010ATM NSC

获取价格

Bus LVDS 3.3/5.0V Single Transceiver
DS92LV010ATM TI

获取价格

总线 LVDS 3.3/5.0V 单片收发器 | D | 8 | -40 to 85
DS92LV010ATM/NOPB NSC

获取价格

IC LINE TRANSCEIVER, PDSO8, SOIC-8, Line Driver or Receiver
DS92LV010ATM/NOPB TI

获取价格

总线 LVDS 3.3/5.0V 单片收发器 | D | 8 | -40 to 85
DS92LV010ATMEP NSC

获取价格

Bus LVDS 3.3/5.0V Single Transceiver
DS92LV010ATMX NSC

获取价格

IC LINE TRANSCEIVER, PDSO8, SOIC-8, Line Driver or Receiver
DS92LV010ATMX TI

获取价格

总线 LVDS 3.3/5.0V 单片收发器 | D | 8 | -40 to 85
DS92LV010ATMX/NOPB ROCHESTER

获取价格

LINE TRANSCEIVER, PDSO8, SOIC-8
DS92LV010ATMX/NOPB TI

获取价格

总线 LVDS 3.3/5.0V 单片收发器 | D | 8 | -40 to 85