5秒后页面跳转
DAC5681ZIRGCT PDF预览

DAC5681ZIRGCT

更新时间: 2024-11-04 03:08:47
品牌 Logo 应用领域
德州仪器 - TI 转换器
页数 文件大小 规格书
8页 379K
描述
16-BIT, 1.0 GSPS 2x-4x INTERPOLATING DIGITAL-TO-ANALOG CONVERTER (DAC)

DAC5681ZIRGCT 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:QFN
包装说明:HVQCCN, LCC64,.35SQ,20针数:64
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:1 week
风险等级:1.24Samacsys Description:16-Bit, 1.0-GSPS, 1x-4x Interpolating Digital-to-Analog Converter (DAC)
最大模拟输出电压:4.1 V最小模拟输出电压:2.5 V
转换器类型:D/A CONVERTER输入位码:OFFSET BINARY, 2'S COMPLEMENT BINARY
输入格式:PARALLEL, WORDJESD-30 代码:S-PQCC-N64
JESD-609代码:e4长度:9 mm
湿度敏感等级:3位数:16
功能数量:1端子数量:64
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:HVQCCN
封装等效代码:LCC64,.35SQ,20封装形状:SQUARE
封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE峰值回流温度(摄氏度):260
电源:1.8,3.3 V认证状态:Not Qualified
采样速率:1000 MHz座面最大高度:1 mm
标称安定时间 (tstl):0.0104 µs子类别:Other Converters
标称供电电压:3.3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:NO LEAD
端子节距:0.5 mm端子位置:QUAD
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:9 mm

DAC5681ZIRGCT 数据手册

 浏览型号DAC5681ZIRGCT的Datasheet PDF文件第2页浏览型号DAC5681ZIRGCT的Datasheet PDF文件第3页浏览型号DAC5681ZIRGCT的Datasheet PDF文件第4页浏览型号DAC5681ZIRGCT的Datasheet PDF文件第5页浏览型号DAC5681ZIRGCT的Datasheet PDF文件第6页浏览型号DAC5681ZIRGCT的Datasheet PDF文件第7页 
DAC5681Z  
www.ti.com  
SLLS865AUGUST 2007  
16-BIT, 1.0 GSPS 2x-4x INTERPOLATING  
DIGITAL-TO-ANALOG CONVERTER (DAC)  
1
FEATURES  
DESCRIPTION  
16-Bit Digital-to-Analog Converter (DAC)  
The DAC5681Z is a 16-bit 1.0 GSPS digital-to-analog  
converter (DAC) with wideband LVDS data input,  
integrated 2x/4x interpolation filters, on-board clock  
multiplier, and internal voltage reference. The  
DAC5681Z offers superior linearity and noise  
performance.  
1.0 GSPS Update Rate  
16-Bit, 1.0 GSPS Input LVDS Data Bus  
8 Sample Input FIFO  
On-Chip Delay Lock Loop  
High Performance  
73 dBc ACLR WCDMA TM1 at 180 MHz  
The DAC5681Z integrates a wideband LVDS port  
with on-chip termination, providing full 1.0 GSPS data  
transfer into the DAC, or half-rate data and 1/4-rate  
input data can be interpolated by on-board 2x or 4x  
FIR filters. Each interpolation FIR is configurable in  
either Low-Pass or High-Pass mode, allowing  
selection of a higher order output sectral image. An  
on-chip delay lock loop (DLL) simplifies LVDS  
interfacing by providing skew control for the LVDS  
input data clock.  
2x-32x Clock Multiplying PLL/VCO  
2x or 4x Interpolation Filters  
Stopband Transition 0.4–0.6 Fdata  
Filters configurable in either Low-Pass or  
High-Pass mode–allows selection or higher  
order image  
On-Chip 1.2-V Reference  
The current-steering architecture of the DAC5681Z  
consists of a segmented array of current sinking  
switches directing up to 20mA of full-scale current to  
complementary output nodes. An accurate on-chip  
voltage reference is temperature-compensated and  
delivers a stable 1.2-V reference voltage. Optionally,  
an external reference may be used.  
Differential Scalable Output: 2 to 20 mA  
Package: 64-Pin 9 × 9 mm QFN  
APPLICATIONS  
Cellular Base Stations  
Broadband Wireless Access (BWA)  
WiMAX 802.16  
Fixed Wireless Backhaul  
Cable Modem Termination System (CMTS)  
The DAC5681Z is characterized for operation over  
the industrial temperature range of –40°C to 85°C  
and is available in a 64-pin QFN package. The device  
is pin upgradeable to the dual-channel DAC5682Z as  
well as the single-channel, non-interpolating  
DAC5681.  
ORDERING INFORMATION  
TA  
ORDER CODE  
DAC5681ZIRGCT  
DAC5681ZIRGCR  
PACKAGE DRAWING/TYPE(1) (2)(3)  
TRANSPORT MEDIA  
Small Tape and Reel  
Large Tape and Reel  
QUANTITY  
250  
–40°C to 85°C  
RGC / 64QFN Quad Flatpack No-Lead  
2000  
(1) Thermal Pad Size: 7,4 mm × 7,4 mm  
(2) MSL Peak Temperature: Level-3-260C-168 HR  
(3) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI  
website at www.ti.com.  
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
PRODUCT PREVIEW information concerns products in the  
Copyright © 2007, Texas Instruments Incorporated  
formative or design phase of development. Characteristic data and  
other specifications are design goals. Texas Instruments reserves  
the right to change or discontinue these products without notice.  

DAC5681ZIRGCT 替代型号

型号 品牌 替代类型 描述 数据表
DAC5681ZIRGCR TI

完全替代

16-BIT, 1.0 GSPS 2x-4x INTERPOLATING DIGITAL-TO-ANALOG CONVERTER (DAC)

与DAC5681ZIRGCT相关器件

型号 品牌 获取价格 描述 数据表
DAC5682 TI

获取价格

Wideband Transmit-Receive Digital Signal Processors
DAC5682Z TI

获取价格

16-BIT, 1.0 GSPS 2x-4x INTERPOLATING DUAL-CHANNEL DIGITAL-TO-ANALOG CONVERTER (DAC)
DAC5682Z_09 TI

获取价格

16-BIT, 1.0 GSPS 2x-4x INTERPOLATING DUAL-CHANNEL DIGITAL-TO-ANALOG CONVERTER (DAC)
DAC5682Z_17 TI

获取价格

16-Bit, 1.0 GSPS 2x-4x Interpolating Dual-Channel Digital-to-Analog Converter (DAC)
DAC5682ZIRGC TI

获取价格

暂无描述
DAC5682ZIRGC25 TI

获取价格

16-BIT, 1.0 GSPS 2x-4x INTERPOLATING DUAL-CHANNEL DIGITAL-TO-ANALOG CONVERTER (DAC)
DAC5682ZIRGCR TI

获取价格

16-BIT, 1.0 GSPS 2x-4x INTERPOLATING DUAL-CHANNEL DIGITAL-TO-ANALOG CONVERTER (DAC)
DAC5682ZIRGCRG4 TI

获取价格

16-BIT, 1.0 GSPS 2x-4x INTERPOLATING DUAL-CHANNEL DIGITAL-TO-ANALOG CONVERTER (DAC)
DAC5682ZIRGCT TI

获取价格

16-BIT, 1.0 GSPS 2x-4x INTERPOLATING DUAL-CHANNEL DIGITAL-TO-ANALOG CONVERTER (DAC)
DAC5682ZIRGCTG4 TI

获取价格

16-BIT, 1.0 GSPS 2x-4x INTERPOLATING DUAL-CHANNEL DIGITAL-TO-ANALOG CONVERTER (DAC)