PRELIMINARY
CYW54907
WICED™ IEEE 802.11 a/b/g/n/ac SoC with an
Embedded Applications Processor
The Cypress CYW54907 embedded wireless system-on-a-chip (SoC) is uniquely suited for Internet-of-Things applications. It supports
all rates specified in the IEEE 802.11a/b/g/n/ac specifications. The device includes an ARM Cortex-based applications processor, a
single stream IEEE 802.11ac MAC/baseband/radio, dual-band 5GHz and 2.4GHz transmit power amplifiers (PA), and receive low-
noise amplifiers (LNA). It also supports optional antenna diversity for improved RF performance in difficult environments.
The CYW54907 is an optimized SoC targeting embedded Internet-of-Things applications in the industrial and medical sensor, home
appliance, and embedded audio markets. Using advanced design techniques and process technology to reduce active and idle power,
the device is designed for embedded applications that require minimal power consumption and a compact size.
The device includes a PMU for simplifying system power topology and allows for direct operation from a battery while maximizing
battery life.
Cypress part numbering scheme
Cypress is converting the acquired IoT part numbers from Broadcom to the Cypress part numbering scheme. Due to this conversion,
there is no change in form, fit, or function as a result of offering the device with Cypress part number marking. The table provides
Cypress ordering part number that matches an existing IoT part number.
Table 1. Mapping Table for Part Number between Broadcom and Cypress
Broadcom Part Number
Cypress Part Number
BCM54907
CYW54907
BCM54907KWBG
CYW54907KWBG
Features
Applications Processor Features
Key IEEE 801.11x Features
■ ARM Cortex-R4 32-bit RISC processor.
■ 2 MB of on-chip SRAM for code and data.
■ An on-chip cryptography core
■ IEEE 802.11ac accompliant with 256-QAM
■ Single-stream spatial multiplexing upto 433.3Mbps.
■ Supports 20/40/80 MHz channels with optional SGI.
■ 640 KB of ROM containing WICED SDK components such as
RTOS and TCP/IP stack.
■ Full IEEE 802.11 a/b/g/n legacy compatibility with enhanced
performance.
■ 17 GPIOs supported.
■ TX and RX low-density parity check (LDPC) support for
improved range and power efficiency.
■ Q-SPI serial flash interface to support upto 40MBps of peak
transfer.
■ On-chip power and low-noise amplifiers.
■ Support for UART, SPI (3), CSC-only (2), and I2S (2) interfaces.
■ An internal fractional nPLL allows support for a wide range of
reference clock frequencies.
(Cypress Serial Control (CSC) is an I2C-compatible interface.)
■ Dedicated fractional PLL for audio clock (MCLK) generation.
■ USB 2.0 host and device modes.
■ Integrated ARM Cortex-R4 processor with tightly coupled
memory for complete WLAN sub system functionality, mini-
mizing the need to wake up the applications processor for
standard WLAN functions (to further minimize power con-
sumption while maintaining the ability to upgrade to future
features in the field).
■ SDIO 3.0 host and device modes
■ Software architecture supported by standard WICED SDK
allows easy migration from existing discrete MCU designs and
to future devices.
Cypress Semiconductor Corporation
Document Number: 002-19312 Rev. *C
•
198 Champion Court
•
San Jose, CA 95134-1709
•
408-943-2600
Revised Friday, December 22, 2017