5秒后页面跳转
CY8C24000A-24PVXI[38] PDF预览

CY8C24000A-24PVXI[38]

更新时间: 2022-04-03 00:06:10
品牌 Logo 应用领域
赛普拉斯 - CYPRESS /
页数 文件大小 规格书
65页 1933K
描述
PSoC® Programmable System-on-Chip

CY8C24000A-24PVXI[38] 数据手册

 浏览型号CY8C24000A-24PVXI[38]的Datasheet PDF文件第1页浏览型号CY8C24000A-24PVXI[38]的Datasheet PDF文件第2页浏览型号CY8C24000A-24PVXI[38]的Datasheet PDF文件第4页浏览型号CY8C24000A-24PVXI[38]的Datasheet PDF文件第5页浏览型号CY8C24000A-24PVXI[38]的Datasheet PDF文件第6页浏览型号CY8C24000A-24PVXI[38]的Datasheet PDF文件第7页 
CY8C24123A  
CY8C24223A  
CY8C24423A  
PSoC Functional Overview  
The PSoC family consists of many programmable  
Digital System  
system-on-chips with on-chip controller devices. These devices  
are designed to replace multiple traditional MCU-based system  
components with a low-cost single-chip programmable device.  
PSoC devices include configurable blocks of analog and digital  
logic, and programmable interconnects. This architecture makes  
it possible for you to create customized peripheral configurations  
that match the requirements of each individual application.  
Additionally, a fast CPU, flash program memory, SRAM data  
memory, and configurable I/O are included in a range of  
convenient pinouts and packages.  
The digital system consists of four digital PSoC blocks. Each  
block is an 8-bit resource that may be used alone or combined  
with other blocks to form 8-, 16-, 24-, and 32-bit peripherals,  
which are called user module references.  
Figure 1. Digital System Block Diagram  
Port 1  
Port 2  
Port 0  
The PSoC architecture, shown in Figure 1, consists of four main  
areas: PSoC core, digital system, analog system, and system  
resources. Configurable global busing allows combining all the  
device resources into a complete custom system. The PSoC  
CY8C24x23A family can have up to three I/O ports that connect  
to the global digital and analog interconnects, providing access  
to four digital blocks and six analog blocks.  
To System Bus  
Digital Clocks  
From Core  
To Analog  
System  
DIGITAL SYSTEM  
Digital PSoC Block Array  
Row 0  
8
4
8
PSoC Core  
8
8
DBB00  
DBB01  
DCB02 DCB03  
The PSoC core is a powerful engine that supports a rich feature  
set. The core includes a CPU, memory, clocks, and configurable  
GPIOs.  
4
The M8C CPU core is a powerful processor with speeds up to  
24 Hz, providing a four-MIPS 8-bit Harvard-architecture  
microprocessor. The CPU uses an interrupt controller with  
11 vectors, to simplify programming of real time embedded  
events. Program execution is timed and protected using the  
included sleep and watchdog timers (WDT).  
GIE[7:0]  
GIO[7:0]  
GOE[7:0]  
GOO[7:0]  
Global Digital  
Interconnect  
Memory encompasses 4 KB of flash for program storage, 256  
bytes of SRAM for data storage, and up to 2 KB of EEPROM  
emulated using the flash. Program flash uses four protection  
levels on blocks of 64 bytes, allowing customized software IP  
protection.  
Digital peripheral configurations are:  
PWMs (8- and 16-bit)  
PWMs with dead band (8- and 16-bit)  
Counters (8- to 32-bit)  
The PSoC device incorporates flexible internal clock generators,  
including a 24 MHz internal main oscillator (IMO) accurate to  
2.5% over temperature and voltage. The 24 MHz IMO can also  
be doubled to 48 MHz for use by the digital system. A low power  
32 kHz internal low speed oscillator (ILO) is provided for the  
sleep timer and WDT. If crystal accuracy is required, the ECO  
(32.768 kHz external crystal oscillator) is available for use as a  
real time clock (RTC) and can optionally generate a  
crystal-accurate 24 MHz system clock using a PLL. The clocks,  
together with programmable clock dividers (as a System  
Resource), provide the flexibility to integrate almost any timing  
requirement into the PSoC device.  
Timers (8- to 32-bit)  
UART 8-bit with selectable parity  
SPI master and slave  
I2C slave and multi-master (one is available as a system  
resource)  
CRC generator (8- to 32-bit)  
IrDA  
PRS generators (8- to 32-bit)  
PSoC GPIOs provide connection to the CPU, digital, and analog  
resources of the device. Each pin’s drive mode may be selected  
from eight options, allowing great flexibility in external  
interfacing. Every pin can generate a system interrupt on high  
level, low level, and change from last read.  
The digital blocks may be connected to any GPIO through a  
series of global buses that can route any signal to any pin. The  
buses also allow for signal multiplexing and performing logic  
operations. This configurability frees your designs from the  
constraints of a fixed peripheral controller.  
Digital blocks are provided in rows of four, where the number of  
blocks varies by PSoC device family. This gives a choice of  
system resources for your application. Family resources are  
shown in Table 1 on page 5.  
Document Number: 38-12028 Rev. *R  
Page 3 of 65  

与CY8C24000A-24PVXI[38]相关器件

型号 品牌 描述 获取价格 数据表
CY8C24033-24PVXI CYPRESS PSoC Programmable System-on-Chip

获取价格

CY8C24033-24PVXI_12 CYPRESS PSoC® Programmable System-on-Chip

获取价格

CY8C24093-24LKXI CYPRESS Multifunction Peripheral, CMOS, QFN-16

获取价格

CY8C24094 CYPRESS PSoC㈢ Mixed-Signal Array

获取价格

CY8C24094_09 CYPRESS PSoC Programmable System-on-Chip

获取价格

CY8C24094_10 CYPRESS PSoC® Programmable System-on-Chip

获取价格