5秒后页面跳转
CY7C1049AV33-12VC PDF预览

CY7C1049AV33-12VC

更新时间: 2024-11-06 21:12:23
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 静态存储器光电二极管内存集成电路
页数 文件大小 规格书
8页 94K
描述
Standard SRAM, 512KX8, 12ns, CMOS, PDSO36, 0.400 INCH, PLASTIC, SOJ-36

CY7C1049AV33-12VC 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:SOJ
包装说明:0.400 INCH, PLASTIC, SOJ-36针数:36
Reach Compliance Code:compliantECCN代码:3A991.B.2.A
HTS代码:8542.32.00.41风险等级:5.72
最长访问时间:12 nsI/O 类型:COMMON
JESD-30 代码:R-PDSO-J36JESD-609代码:e0
长度:23.495 mm内存密度:4194304 bit
内存集成电路类型:STANDARD SRAM内存宽度:8
功能数量:1端子数量:36
字数:524288 words字数代码:512000
工作模式:ASYNCHRONOUS最高工作温度:70 °C
最低工作温度:组织:512KX8
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:SOJ封装等效代码:SOJ36,.44
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
并行/串行:PARALLEL峰值回流温度(摄氏度):225
电源:3.3 V认证状态:Not Qualified
座面最大高度:3.683 mm最大待机电流:0.01 A
最小待机电流:3 V子类别:SRAMs
最大压摆率:0.21 mA最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):3 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:J BEND端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:10.16 mmBase Number Matches:1

CY7C1049AV33-12VC 数据手册

 浏览型号CY7C1049AV33-12VC的Datasheet PDF文件第2页浏览型号CY7C1049AV33-12VC的Datasheet PDF文件第3页浏览型号CY7C1049AV33-12VC的Datasheet PDF文件第4页浏览型号CY7C1049AV33-12VC的Datasheet PDF文件第5页浏览型号CY7C1049AV33-12VC的Datasheet PDF文件第6页浏览型号CY7C1049AV33-12VC的Datasheet PDF文件第7页 
33  
CY7C1049AV33  
GVT73512A8  
PRELIMINARY  
512K x 8 Static RAM  
Functional Description  
Features  
• Fast access times: 10, 12 ns  
• Fast OE access times: 5, 6 ns  
The CY7C1049AV33 /GVT73512A8 is organized as a 524,288  
x 8 SRAM using a four-transistor memory cell with a high-per-  
formance, silicon gate, low-power CMOS process. Cypress  
SRAMs are fabricated using double-layer polysilicon, dou-  
ble-layer metal technology.  
• Single +3.3V ±0.3V power supply  
• Fully static—no clock or timing strobes necessary  
• All inputs and outputs are TTL-compatible  
• Three0-state outputs  
• Center power and ground pins for greater noise immu-  
nity  
This device offers center power and ground pins for improved  
performance and noise immunity. Static design eliminates the  
need for external clocks or timing strobes. For increased sys-  
tem flexibility and eliminating bus contention problems, this de-  
vice offers Chip Enable (CE) and Output Enable (OE) with this  
organization.  
• JEDEC standard for functionality and revolutionary pi-  
nout  
• Easy memory expansion with CE and OE options  
• Automatic CE power-down  
• High-performance, low-power consumption, CMOS  
double-poly, double-metal process  
Writing to these devices is accomplished when Write Enable  
(WE) and Chip Enable (CE) inputs are both LOW. Reading is  
accomplished when (CE) and (OE) go LOW with (WE) remain-  
ing HIGH. The device offers a low-power standby mode when  
chip is not selected. This allows system designers to meet low  
standby power requirements.  
Functional Block Diagram  
VCC  
VSS  
A0  
DQ1  
MEMORY ARRAY  
1024 ROWS X 512 X 8  
COLUMNS  
DQ8  
CE#  
WE#  
OE#  
A18  
POWER  
DOWN  
COLUMN DECODER  
Selection Guide  
CY7C1049AV33 -10/  
GVT73512A8-10  
CY7C1049AV33 -12/  
GVT73512A8-12  
Maximum Access Time (ns)  
10  
240  
10  
12  
210  
10  
Maximum Operating Current (mA)  
Maximum CMOS Standby Current (mA)  
Com’l/Ind’l  
Com’l  
L
3.0  
3.0  
Cypress Semiconductor Corporation  
3901 North First Street  
San Jose  
CA 95134  
408-943-2600  
June 15, 2000  

与CY7C1049AV33-12VC相关器件

型号 品牌 获取价格 描述 数据表
CY7C1049B CYPRESS

获取价格

512K x 8 Static RAM
CY7C1049B_06 CYPRESS

获取价格

512K x 8 Static RAM
CY7C1049B-12VC CYPRESS

获取价格

512K x 8 Static RAM
CY7C1049B-12VXC CYPRESS

获取价格

512K x 8 Static RAM
CY7C1049B-12VXCT CYPRESS

获取价格

Standard SRAM, 512KX8, 12ns, CMOS, PDSO36, 0.400 INCH, LEAD FREE, SOJ-36
CY7C1049B-15VC CYPRESS

获取价格

512K x 8 Static RAM
CY7C1049B-15VC ROCHESTER

获取价格

512KX8 STANDARD SRAM, 15ns, PDSO36, 0.400 INCH, SOJ-36
CY7C1049B-15VCT CYPRESS

获取价格

Standard SRAM, 512KX8, 15ns, CMOS, PDSO36, 0.400 INCH, SOJ-36
CY7C1049B-15VI CYPRESS

获取价格

512K x 8 Static RAM
CY7C1049B-15VXC CYPRESS

获取价格

512K x 8 Static RAM