5秒后页面跳转
CY7C09369V PDF预览

CY7C09369V

更新时间: 2022-04-23 23:00:11
品牌 Logo 应用领域
赛普拉斯 - CYPRESS /
页数 文件大小 规格书
19页 348K
描述
3.3V 16K/32K/64K x 16/18 Synchronous Dual-Port Static RAM

CY7C09369V 数据手册

 浏览型号CY7C09369V的Datasheet PDF文件第2页浏览型号CY7C09369V的Datasheet PDF文件第3页浏览型号CY7C09369V的Datasheet PDF文件第4页浏览型号CY7C09369V的Datasheet PDF文件第5页浏览型号CY7C09369V的Datasheet PDF文件第6页浏览型号CY7C09369V的Datasheet PDF文件第7页 
25/0251  
CY7C09269V/79V/89V  
CY7C09369V/79V/89V  
3.3V 16K/32K/64K x 16/18  
Synchronous Dual-Port Static RAM  
• High-speed clock to data access 6.5[1, 2]/7.5[2]/9/12 ns  
(max.)  
Features  
• True Dual-Ported memory cells which allow simulta-  
neous access of the same memory location  
• 3.3V low operating power  
Active = 115 mA (typical)  
• 6 Flow-Through/Pipelined devices  
— 16K x 16/18 organization (CY7C09269V/369V)  
— 32K x 16/18 organization (CY7C09279V/379V)  
— 64K x 16/18 organization (CY7C09289V/389V)  
• 3 Modes  
Standby = 10 µA (typical)  
• Fully synchronous interface for easier operation  
• Burst counters increment addresses internally  
Shorten cycle times  
Minimize bus noise  
— Flow-Through  
Supported in Flow-Through and Pipelined modes  
• Dual Chip Enables for easy depth expansion  
• Upper and Lower Byte Controls for Bus Matching  
• Automatic power-down  
• Commercial and Industrial temperature ranges  
• Available in 100-pin TQFP  
— Pipelined  
— Burst  
• Pipelined output mode on both ports allows fast  
100-MHz operation  
• 0.35-micron CMOS for optimum speed/power  
Logic Block Diagram  
R/WL  
UBL  
R/WR  
UBR  
CE0L  
CE0R  
1
1
CE1L  
LBL  
CE1R  
LBR  
0
0
0/1  
0/1  
OEL  
OER  
1b 0b 1a 0a  
0a 1a 0b 1b  
0/1  
0/1  
b
a
a
b
FT/PipeL  
FT/PipeR  
8/9  
8/9  
8/9  
8/9  
[3]  
[3]  
I/O8/9LI/O15/17L  
I/O8/9RI/O15/17R  
I/O  
Control  
I/O  
Control  
[4]  
[4]  
I/O0LI/O  
I/O0RI/O  
7/8L  
7/8R  
14/15/16  
14/15/16  
[5]  
[5]  
A0LA  
A
A  
13/14/15L  
0R  
13/14/15R  
CLKR  
Counter/  
Address  
Register  
Decode  
Counter/  
Address  
Register  
Decode  
CLKL  
ADSL  
True Dual-Ported  
RAM Array  
ADSR  
CNTENL  
CNTENR  
CNTRSTL  
CNTRSTR  
Notes:  
1. Call for availability.  
2. See page 6 for Load Conditions.  
3. I/O8I/O15 for x16 devices; I/O9I/O17 for x18 devices.  
4. I/O0I/O7 for x16 devices. I/O0I/O8 for x18 devices.  
5. A0A13 for 16K; A0A14 for 32K; A0A15 for 64K devices.  
For the most recent information, visit the Cypress web site at www.cypress.com  
Cypress Semiconductor Corporation  
3901 North First Street  
San Jose  
CA 95134  
408-943-2600  
Document #: 38-06056 Rev. **  
Revised September 21, 2001  

与CY7C09369V相关器件

型号 品牌 描述 获取价格 数据表
CY7C09369V-10AC CYPRESS Multi-Port SRAM, 32KX9, 10ns, CMOS, PQFP100, PLASTIC, TQFP-100

获取价格

CY7C09369V-12AC CYPRESS 3.3V 16K/32K/64K x 16/18 Synchronous Dual-Port Static RAM

获取价格

CY7C09369V-12AI CYPRESS Dual-Port SRAM, 16KX18, 12ns, CMOS, PQFP100, PLASTIC, TQFP-100

获取价格

CY7C09369V-12AXC CYPRESS 3.3V 16K/32K/64K x 16/18 Synchronous Dual-Port Static RAM

获取价格

CY7C09369V-6AC CYPRESS 3.3V 16K/32K/64K x 16/18 Synchronous Dual-Port Static RAM

获取价格

CY7C09369V-6ACT CYPRESS 暂无描述

获取价格