5秒后页面跳转
CY7C09379 PDF预览

CY7C09379

更新时间: 2022-02-02 04:53:18
品牌 Logo 应用领域
赛普拉斯 - CYPRESS /
页数 文件大小 规格书
18页 344K
描述
32K/64K X 16/18 Synchronous Dual Port Static RAM

CY7C09379 数据手册

 浏览型号CY7C09379的Datasheet PDF文件第2页浏览型号CY7C09379的Datasheet PDF文件第3页浏览型号CY7C09379的Datasheet PDF文件第4页浏览型号CY7C09379的Datasheet PDF文件第5页浏览型号CY7C09379的Datasheet PDF文件第6页浏览型号CY7C09379的Datasheet PDF文件第7页 
25/0251  
CY7C09279/89  
CY7C09379/89  
32K/64K x16/18  
Synchronous Dual Port Static RAM  
• Low operating power  
Features  
Active = 195 mA (typical)  
• True dual-ported memory cells which allow simulta-  
neous access of the same memory location  
Standby = 0.05 mA (typical)  
• Fully synchronous interface for easier operation  
• Burst counters increment addresses internally  
Shorten cycle times  
• Six Flow-Through/Pipelined devices  
— 32K x 16/18 organization (CY7C09279/379)  
— 64K x 16/18 organization (CY7C09289/389)  
• Three Modes  
Minimize bus noise  
Supported in Flow-Through and Pipelined modes  
• Dual Chip Enables for easy depth expansion  
• Upper and Lower Byte Controls for Bus Matching  
• Automatic power-down  
• Commercial and Industrial temperature ranges  
• Available in 100-pin TQFP  
— Flow-Through  
— Pipelined  
— Burst  
• Pipelined output mode on both ports allows fast 100-  
MHz cycle time  
• 0.35-micron CMOS for optimum speed/power  
• High-speed clock to data access 6.5[1]/7.5/9/12 ns  
(max.)  
• Pin-compatibleandfunctionallyequivalenttoIDT70927  
and IDT709279  
Logic Block Diagram  
R/WL  
UBL  
R/WR  
UBR  
CE0L  
CE0R  
1
1
CE1L  
LBL  
CE1R  
LBR  
0
0
0/1  
0/1  
OEL  
OER  
1b 0b 1a 0a  
0a 1a 0b 1b  
0/1  
0/1  
b
a
a
b
FT/PipeL  
FT/PipeR  
8/9  
8/9  
8/9  
8/9  
[2]  
[2]  
I/O8/9LI/O15/17L  
I/O8/9RI/O15/17R  
I/O  
Control  
I/O  
Control  
[3]  
[3]  
I/O0LI/O  
I/O0RI/O  
7/8L  
7/8R  
15/16  
15/16  
[4]  
[4]  
A0LA  
A0RA  
14/15L  
14/15R  
CLKR  
ADSR  
Counter/  
Address  
Register  
Decode  
Counter/  
Address  
Register  
Decode  
CLKL  
ADSL  
True Dual-Ported  
RAM Array  
CNTENL  
CNTRSTL  
CNTENR  
CNTRSTR  
Notes:  
1. See page 6 for Load Conditions.  
2. I/O8I/O15 for x16 devices; I/O9I/O17 for x18 devices.  
3. I/O0I/O7 for x16 devices. I/O0I/O8 for x18 devices.  
4. A0A14 for 32K; A0A15 for 64K devices.  
For the most recent information, visit the Cypress web site at www.cypress.com  
Cypress Semiconductor Corporation  
3901 North First Street  
San Jose  
CA 95134  
408-943-2600  
Document #: 38-06040 Rev. **  
Revised September 19, 2001  

与CY7C09379相关器件

型号 品牌 描述 获取价格 数据表
CY7C09379-10AI CYPRESS Multi-Port SRAM, 64KX9, 10ns, CMOS, PQFP100, PLASTIC, TQFP-100

获取价格

CY7C09379-12AC CYPRESS 32K/64K X 16/18 Synchronous Dual Port Static RAM

获取价格

CY7C09379-12AI CYPRESS Dual-Port SRAM, 32KX18, 12ns, CMOS, PQFP100, PLASTIC, TQFP-100

获取价格

CY7C09379-6AC CYPRESS 32K/64K X 16/18 Synchronous Dual Port Static RAM

获取价格

CY7C09379-7AC CYPRESS 32K/64K X 16/18 Synchronous Dual Port Static RAM

获取价格

CY7C09379-9AC CYPRESS 32K/64K X 16/18 Synchronous Dual Port Static RAM

获取价格