Datasheet > 存储 > SRAM> CY7C0241-25AXI

CY7C0241-25AXI

更新时间： 2024-11-07 04:53:27

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		存储内存集成电路静态存储器
页数	文件大小	规格书
21页	524K
描述
4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with SEM, INT, BUSY

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

CY7C0241-25AXI 技术参数

是否无铅：	不含铅	是否Rohs认证：	符合
生命周期：	Obsolete	零件包装代码：	QFP
包装说明：	LFQFP, QFP100,.63SQ,20	针数：	100
Reach Compliance Code：	compliant	ECCN代码：	EAR99
HTS代码：	8542.32.00.41	风险等级：	5.78
Is Samacsys：	N	最长访问时间：	25 ns
I/O 类型：	COMMON	JESD-30 代码：	S-PQFP-G100
JESD-609代码：	e3	长度：	14 mm
内存密度：	73728 bit	内存集成电路类型：	DUAL-PORT SRAM
内存宽度：	18	湿度敏感等级：	3
功能数量：	1	端口数量：	2
端子数量：	100	字数：	4096 words
字数代码：	4000	工作模式：	ASYNCHRONOUS
最高工作温度：	85 °C	最低工作温度：	-40 °C
组织：	4KX18	输出特性：	3-STATE
封装主体材料：	PLASTIC/EPOXY	封装代码：	LFQFP
封装等效代码：	QFP100,.63SQ,20	封装形状：	SQUARE
封装形式：	FLATPACK, LOW PROFILE, FINE PITCH	并行/串行：	PARALLEL
峰值回流温度（摄氏度）：	260	电源：	5 V
认证状态：	Not Qualified	座面最大高度：	1.6 mm
最大待机电流：	0.015 A	最小待机电流：	4.5 V
子类别：	SRAMs	最大压摆率：	0.29 mA
最大供电电压 (Vsup)：	5.5 V	最小供电电压 (Vsup)：	4.5 V
标称供电电压 (Vsup)：	5 V	表面贴装：	YES
技术：	CMOS	温度等级：	INDUSTRIAL
端子面层：	Matte Tin (Sn)	端子形式：	GULL WING
端子节距：	0.5 mm	端子位置：	QUAD
处于峰值回流温度下的最长时间：	20	宽度：	14 mm
Base Number Matches：	1

CY7C0241-25AXI 数据手册

CY7C024/0241

CY7C025/0251

4K x 16/18 and 8K x 16/18 Dual-Port

Static RAM with SEM, INT, BUSY

Functional Description

Features

• True Dual-Ported memory cells which allow simulta-

The CY7C024/0241 and CY7C025/0251 are low-power

CMOS 4K x 16/18 and 8K x 16/18 dual-port static RAMs.

Various arbitration schemes are included on the CY7C024/

0241 and CY7C025/0251 to handle situations when multiple

processors access the same piece of data. Two ports are

provided, permitting independent, asynchronous access for

reads and writes to any location in memory. The CY7C024/

0241 and CY7C025/0251 can be utilized as standalone

16-/18-bit dual-port static RAMs or multiple devices can be

combined in order to function as a 32-/36-bit or wider master/

slave dual-port static RAM. An M/S pin is provided for imple-

menting 32-/36-bit or wider memory applications without the

need for separate master and slave devices or additional

discrete logic. Application areas include interprocessor/multi-

processor designs, communications status buffering, and

dual-port video/graphics memory.

Each port has independent control pins: Chip Enable (CE),

Read or Write Enable (R/W), and Output Enable (OE). Two

flags are provided on each port (BUSY and INT). BUSY

signals that the port is trying to access the same location

currently being accessed by the other port. The Interrupt Flag

(INT) permits communication between ports or systems by

means of a mail box. The semaphores are used to pass a flag,

or token, from one port to the other to indicate that a shared

resource is in use. The semaphore logic is comprised of eight

shared latches. Only one side can control the latch

(semaphore) at any time. Control of a semaphore indicates

that a shared resource is in use. An automatic power-down

feature is controlled independently on each port by a chip

select (CE) pin.

neous reads of the same memory location

• 4K x 16 organization (CY7C024)

• 4K x 18 organization (CY7C0241)

• 8K x 16 organization (CY7C025)

• 8K x 18 organization (CY7C0251)

• 0.65-micron CMOS for optimum speed/power

• High-speed access: 15 ns

• Low operating power: I_CC= 150 mA (typ.)

• Fully asynchronous operation

• Automatic power-down

• Expandable data bus to 32/36 bits or more using

Master/Slave chip select when using more than one

device

• On-chip arbitration logic

• Semaphores included to permit software handshaking

between ports

• INT flag for port-to-port communication

• Separate upper-byte and lower-byte control

• Pin select for Master or Slave

• Available in 84-pin Lead (Pb)-free PLCC, 84-pin PLCC,

100-pin Lead (Pb)-free TQFP, and 100-pin TQFP

The CY7C024/0241 and CY7C025/0251 are available in

84-pin Lead (Pb)-free PLCCs, 84-pin PLCCs (CY7C024 and

CY7C025 only), 100-pin Lead (Pb)-free Thin Quad Plastic

Flatplack (TQFP) and 100-pin Thin Quad Plastic Flatpack.

Cypress Semiconductor Corporation

•

3901 North First Street

•

San Jose, CA 95134

•

408-943-2600

Document #: 38-06035 Rev. *C

Revised November 11, 2004

12 3 4 5 6 7...21

中文翻译

下载PDF

与CY7C0241-25AXI相关器件

型号	品牌	获取价格	描述	数据表
CY7C0241-35AC	CYPRESS	获取价格	4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with SEM, INT, BUSY
CY7C0241-35ACT	CYPRESS	获取价格	Dual-Port SRAM, 4KX18, 35ns, CMOS, PQFP100, PLASTIC, TQFP-100
CY7C0241-35AI	CYPRESS	获取价格	4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with SEM, INT, BUSY
CY7C0241-35AXC	CYPRESS	获取价格	4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with SEM, INT, BUSY
CY7C0241-35AXI	CYPRESS	获取价格	4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with SEM, INT, BUSY
CY7C0241-55AC	CYPRESS	获取价格	4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with SEM, INT, BUSY
CY7C0241-55AI	CYPRESS	获取价格	4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with SEM, INT, BUSY
CY7C0241-55AXC	CYPRESS	获取价格	4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with SEM, INT, BUSY
CY7C0241-55AXI	CYPRESS	获取价格	4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with SEM, INT, BUSY
CY7C0241-55AXI	ROCHESTER	获取价格	4KX18 DUAL-PORT SRAM, 55ns, PQFP100, LEAD FREE, PLASTIC, TQFP-100

与CY7C0241-25AXI相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

17
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

14
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

37
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

35

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C0241-25AXI

CY7C0241-25AXI 技术参数

CY7C0241-25AXI 数据手册

与CY7C0241-25AXI相关器件

与CY7C0241-25AXI相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C0241-25AXI

CY7C0241-25AXI 技术参数

CY7C0241-25AXI 数据手册

与CY7C0241-25AXI相关器件

与CY7C0241-25AXI相关文章

您还可以找

您在本页遇到什么问题？