CY62157CV18 MoBL2™
512K x 16 Static RAM
The device can also be put into standby mode when deselect-
ed (CE1 HIGH or CE2 LOW or both BHE and BLE are HIGH).
The input/output pins (I/O0 through I/O15) are placed in a
high-impedance state when: deselected (CE1 HIGH or CE2
LOW), outputs are disabled (OE HIGH), both Byte High Enable
and Byte Low Enable are disabled (BHE, BLE HIGH), or during
a write operation (CE1 LOW, CE2 HIGH and WE LOW).
Features
• High Speed
— 55 ns and 70 ns availability
• Low voltage range:
— CY62157CV18: 1.65V–1.95V
• Ultra-low active power
Writing to the device is accomplished by taking Chip Enables
(CE1 LOW and CE2 HIGH) and Write Enable (WE) inputs
LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins
(I/O0 through I/O7), is written into the location specified on the
address pins (A0 through A18). If Byte High Enable (BHE) is
LOW, then data from I/O pins (I/O8 through I/O15) is written into
the location specified on the address pins (A0 through A18).
— Typical Active Current: 0.5 mA @ f = 1 MHz
— Typical Active Current: 4 mA @ f = fmax (70 ns speed)
• Low standby power
• Easy memory expansion with CE1, CE2 and OEfeatures
• Automatic power-down when deselected
• CMOS for optimum speed/power
Reading from the device is accomplished by taking Chip En-
able (CE1 LOW and CE2 HIGH) and Output Enable (OE) LOW
while forcing the Write Enable (WE) HIGH. If Byte Low Enable
(BLE) is LOW, then data from the memory location specified
by the address pins will appear on I/O0 to I/O7. If Byte High
Enable (BHE) is LOW, then data from memory will appear on
I/O8 to I/O15. See the truth table at the back of this datasheet
for a complete description of read and write modes.
Functional Description
The CY62157CV18 is a high-performance CMOS static RAM
organized as 512K words by 16 bits. This device features ad-
vanced circuit design to provide ultra-low active current. This
is ideal for providing More Battery Life™ (MoBL™) in portable
applications such as cellular telephones. The device also has
an automatic power-down feature that significantly reduces
power consumption by 99% when addresses are not toggling.
The CY62157CV18 is available in a 48-ball FBGA package.
Logic Block Diagram
DATA IN DRIVERS
A
A
10
9
A
A
A
8
7
6
512K x 16
A
A
A
5
4
3
2
RAM Array
2048 X 4096
I/O –I/O
0
7
I/O –I/O
8
15
A
A
A
1
0
COLUMN DECODER
BHE
WE
CE2
CE1
OE
BLE
Power -Down
Circuit
CE2
CE1
BHE
BLE
MoBL, MoBL2, and More Battery Life are trademarks of Cypress Semiconductor Corporation.
Cypress Semiconductor Corporation
•
3901 North First Street
•
San Jose
•
CA 95134
•
408-943-2600
Document #: 38-05012 Rev. *C
Revised October 31, 2001