Datasheet > 存储 > SRAM> CY62147DV30LL-55BVI

CY62147DV30LL-55BVI

更新时间： 2024-11-19 04:53:27

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		/
页数	文件大小	规格书
12页	393K
描述
4-Mbit (256K x 16) Static RAM

阅读下载

中文翻译

获取价格

数据手册
替代型号

如果您发现信息不准确，欢迎纠错

CY62147DV30LL-55BVI 数据手册

浏览型号CY62147DV30LL-55BVI的Datasheet PDF文件第2页

浏览型号CY62147DV30LL-55BVI的Datasheet PDF文件第3页

浏览型号CY62147DV30LL-55BVI的Datasheet PDF文件第4页

浏览型号CY62147DV30LL-55BVI的Datasheet PDF文件第5页

浏览型号CY62147DV30LL-55BVI的Datasheet PDF文件第6页

CY62147DV30

4-Mbit (256K x 16) Static RAM

an automatic power-down feature that significantly reduces

power consumption. The device can also be put into standby

mode reducing power consumption by more than 99% when

deselected (CE HIGH or both BLE and BHE are HIGH). The

input/output pins (I/O₀through I/O₁₅) are placed in a high-im-

pedance state when: deselected (CE HIGH), outputs are dis-

abled (OE HIGH), both Byte High Enable and Byte Low Enable

are disabled (BHE, BLE HIGH), or during a write operation (CE

LOW and WE LOW).

Features

• Very high speed: 45 ns

• Wide voltage range: 2.20V–3.60V

• Pin-compatible with CY62147CV25, CY62147CV30, and

CY62147CV33

• Ultra-low active power

— Typical active current: 1.5 mA @ f = 1 MHz

— Typical active current: 8 mA @ f = f_max

• Ultra low standby power

• Easy memory expansion with CE, and OE features

• Automatic power-down when deselected

• CMOS for optimum speed/power

Writing to the device is accomplished by taking Chip Enable

(CE) and Write Enable (WE) inputs LOW. If Byte Low Enable

(BLE) is LOW, then data from I/O pins (I/O₀through I/O₇), is

written into the location specified on the address pins (A₀

through A₁₇). If Byte High Enable (BHE) is LOW, then data

from I/O pins (I/O₈through I/O₁₅) is written into the location

specified on the address pins (A₀through A₁₇).

Reading from the device is accomplished by taking Chip

Enable (CE) and Output Enable (OE) LOW while forcing the

Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW,

then data from the memory location specified by the address

pins will appear on I/O₀to I/O₇. If Byte High Enable (BHE) is

LOW, then data from memory will appear on I/O₈to I/O₁₅. See

the truth table at the back of this data sheet for a complete

description of read and write modes.

• Packages offered 48-ball BGA and 44-pin TSOPII

• Also available in Lead-Free packages

• Byte power-down feature

Functional Description^[1]

The CY62147DV30 is a high-performance CMOS static RAM

organized as 256K words by 16 bits. This device features ad-

vanced circuit design to provide ultra-low active current. This

is ideal for providing More Battery Life™ (MoBL^) in portable

applications such as cellular telephones. The device also has

The CY62147DV30 is available in a 48-ball VFBGA, 44 Pin

TSOPII packages.

Logic Block Diagram

DATA IN DRIVERS

A₁₀

A₉

A₈

A₇

A₆

A₅

A₄

A₃

A₂

A₁

A₀

256K x 16

RAM Array

I/O₀–I/O₇

I/O₈–I/O₁₅

COLUMN DECODER

BHE

BLE

Power -Down

Circuit

BHE

BLE

Note:

1. For best practice recommendations, please refer to the Cypress application note “System Design Guidelines” on http://www.cypress.com.

Cypress Semiconductor Corporation

•

3901 North First Street

•

San Jose, CA 95134

•

408-943-2600

Document #: 38-05340 Rev. *D

Revised February 2, 2005

12 3 4 5 6 7...12

中文翻译

下载PDF

CY62147DV30LL-55BVI 替代型号

型号	品牌	替代类型	描述	数据表
CY62147DV30LL-55BVXI	CYPRESS	功能相似	4-Mbit (256K x 16) Static RAM
CY62147DV30L-55BVI	CYPRESS	功能相似	4-Mbit (256K x 16) Static RAM
CY62147DV30L-55BVXE	CYPRESS	功能相似	4-Mbit (256K x 16) Static RAM

与CY62147DV30LL-55BVI相关器件

型号	品牌	获取价格	描述	数据表
CY62147DV30LL-55BVIT	ROCHESTER	获取价格	256KX16 STANDARD SRAM, 55ns, PBGA48, 6 X 8 MM, 1 MM HEIGHT, VFBGA-48
CY62147DV30LL-55BVXI	CYPRESS	获取价格	4-Mbit (256K x 16) Static RAM
CY62147DV30LL-55BVXIT	CYPRESS	获取价格	Standard SRAM, 256KX16, 55ns, CMOS, PBGA48, 6 X 8 MM, 1 MM HEIGHT, LEAD FREE, VFBGA-48
CY62147DV30LL-55ZSXI	CYPRESS	获取价格	4-Mbit (256K x 16) Static RAM
CY62147DV30LL-55ZSXIT	CYPRESS	获取价格	Standard SRAM, 256KX16, 55ns, CMOS, PDSO44, LEAD FREE, TSOP2-44
CY62147DV30LL-70BVI	ROCHESTER	获取价格	256KX16 STANDARD SRAM, 70ns, PBGA48, 6 X 8 MM, 1 MM HEIGHT, VFBGA-48
CY62147DV30LL-70BVI	CYPRESS	获取价格	4-Mbit (256K x 16) Static RAM
CY62147DV30LL-70BVIT	CYPRESS	获取价格	Standard SRAM, 256KX16, 70ns, CMOS, PBGA48, 6 X 8 MM, 1 MM HEIGHT, VFBGA-48
CY62147DV30LL-70BVXA	CYPRESS	获取价格	4-Mbit (256K x 16) Static RAM
CY62147DV30LL-70BVXI	CYPRESS	获取价格	4-Mbit (256K x 16) Static RAM

与CY62147DV30LL-55BVI相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

23
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

15
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

45
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

44

产品中心

服务支持

精选活动

关于我们

帮助中心

CY62147DV30LL-55BVI

CY62147DV30LL-55BVI 数据手册

CY62147DV30LL-55BVI 替代型号

与CY62147DV30LL-55BVI相关器件

与CY62147DV30LL-55BVI相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY62147DV30LL-55BVI

CY62147DV30LL-55BVI 数据手册

CY62147DV30LL-55BVI 替代型号

与CY62147DV30LL-55BVI相关器件

与CY62147DV30LL-55BVI相关文章

您还可以找

您在本页遇到什么问题？