Datasheet > CY62136CV33

CY62136CV33

更新时间： 2024-02-09 22:18:17

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		/
页数	文件大小	规格书
13页	216K
描述
2M (128K x 16) Static RAM

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CY62136CV33 数据手册

CY62136CV30/33 MoBL

CY62136CV MoBL

2M (128K x 16) Static RAM

This is ideal for providing More Battery Life™ (MoBL^®) in

portable applications such as cellular telephones. The device

also has an automatic power-down feature that significantly

reduces power consumption by 80% when addresses are not

toggling. The device can also be put into standby mode

reducing power consumption by more than 99% when

deselected (CE HIGH). The input/output pins (I/O₀through

Features

• Very high speed: 55 ns and 70 ns

• Voltage range:

— CY62136CV30: 2.7V–3.3V

— CY62136CV33: 3.0V–3.6V

— CY62136CV: 2.7V–3.6V

I/O₁₅) are placed in a high-impedance state when: deselected

(CE HIGH), outputs are disabled (OE HIGH), both Byte High

Enable and Byte Low Enable are disabled (BHE, BLE HIGH),

or during a write operation (CE LOW, and WE LOW).

• Pin-compatible with the CY62136V

• Ultra-low active power

— Typical active current: 1.5 mA @ f = 1 MHz

Writing to the device is accomplished by taking Chip Enable

(CE) and Write Enable (WE) inputs LOW. If Byte Low Enable

(BLE) is LOW, then data from I/O pins (I/O₀through I/O₇), is

written into the location specified on the address pins (A₀

through A₁₆). If Byte High Enable (BHE) is LOW, then data

from I/O pins (I/O₈through I/O₁₅) is written into the location

specified on the address pins (A₀through A₁₆).

— Typical active current: 5.5 mA @ f = f_max(70-ns

speed)

• Low standby power

• Easy memory expansion with CE and OE features

• Automatic power-down when deselected

• CMOS for optimum speed/power

• Packages offered in a 48-ball FBGA

Reading from the device is accomplished by taking Chip

Enable (CE) and Output Enable (OE) LOW while forcing the

Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW,

then data from the memory location specified by the address

pins will appear on I/O₀to I/O₇. If Byte High Enable (BHE) is

LOW, then data from memory will appear on I/O₈to I/O₁₅. See

the truth table at the back of this data sheet for a complete

description of read and write modes.

Functional Description^[1]

The and CY62136CV are high-performance CMOS static

RAM organized as 128K words by 16 bits. This device features

advanced circuit design to provide ultra-low active current.

Logic Block Diagram

DATA IN DRIVERS

128K x 16

RAM Array

I/O –I/O

2048 x 1024

I/O –I/O

COLUMN DECODER

BHE

BLE

Note:

1. For best practice recommendations, please refer to the Cypress application note “System Design Guidelines” on http://www.cypress.com.

Cypress Semiconductor Corporation

•

3901 North First Street

•

San Jose

•

CA 95134

•

408-943-2600

Document #: 38-05199 Rev. *D

Revised September 20, 2002

12 3 4 5 6 7...13

中文翻译

下载PDF

与CY62136CV33相关器件

型号	品牌	获取价格	描述	数据表
CY62136CV33LL-55BAI	CYPRESS	获取价格	2M (128K x 16) Static RAM
CY62136CV33LL-55BAIT	CYPRESS	获取价格	Standard SRAM, 128KX16, 55ns, CMOS, PBGA48, 7 X 7 MM, 1.20 MM HEIGHT, FBGA-48
CY62136CV33LL-55BVI	CYPRESS	获取价格	2M (128K x 16) Static RAM
CY62136CV33LL-70BAI	CYPRESS	获取价格	2M (128K x 16) Static RAM
CY62136CV33LL-70BVI	CYPRESS	获取价格	2M (128K x 16) Static RAM
CY62136CV33LL-70BVIT	CYPRESS	获取价格	Standard SRAM, 128KX16, 70ns, CMOS, PBGA48, 6 X 8 MM, 1 MM HEIGHT, VFBGA-48
CY62136CVLL-70BAI	CYPRESS	获取价格	2M (128K x 16) Static RAM
CY62136CVLL-70BAIT	CYPRESS	获取价格	Standard SRAM, 128KX16, 70ns, CMOS, PBGA48, 7 X 7 MM, 1.20 MM HEIGHT, FBGA-48
CY62136CVLL-70BVI	CYPRESS	获取价格	2M (128K x 16) Static RAM
CY62136CVLL-70BVIT	CYPRESS	获取价格	暂无描述

与CY62136CV33相关文章

BSS138LT3G：一款高效能N沟道MOSFET的全面解析
2024-07-04

4
解读EGP10B二极管资料手册：产品特性、参数分析
2024-07-04

3
RT9164AGG手册资料详解：引脚信息、设计指南
2024-07-04

3
2SA1037KPT资料详解：产品特性、电气参数、设计指南
2024-07-04

5

产品中心

服务支持

精选活动

关于我们

帮助中心

CY62136CV33

CY62136CV33 数据手册

与CY62136CV33相关器件

与CY62136CV33相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY62136CV33

CY62136CV33 数据手册

与CY62136CV33相关器件

与CY62136CV33相关文章

您还可以找

您在本页遇到什么问题？