5秒后页面跳转
CY62136CV33 PDF预览

CY62136CV33

更新时间: 2024-11-15 22:56:47
品牌 Logo 应用领域
赛普拉斯 - CYPRESS /
页数 文件大小 规格书
13页 216K
描述
2M (128K x 16) Static RAM

CY62136CV33 数据手册

 浏览型号CY62136CV33的Datasheet PDF文件第2页浏览型号CY62136CV33的Datasheet PDF文件第3页浏览型号CY62136CV33的Datasheet PDF文件第4页浏览型号CY62136CV33的Datasheet PDF文件第5页浏览型号CY62136CV33的Datasheet PDF文件第6页浏览型号CY62136CV33的Datasheet PDF文件第7页 
CY62136CV30/33 MoBL  
CY62136CV MoBL  
2M (128K x 16) Static RAM  
This is ideal for providing More Battery Life(MoBL®) in  
portable applications such as cellular telephones. The device  
also has an automatic power-down feature that significantly  
reduces power consumption by 80% when addresses are not  
toggling. The device can also be put into standby mode  
reducing power consumption by more than 99% when  
deselected (CE HIGH). The input/output pins (I/O0 through  
Features  
• Very high speed: 55 ns and 70 ns  
• Voltage range:  
— CY62136CV30: 2.7V–3.3V  
— CY62136CV33: 3.0V–3.6V  
— CY62136CV: 2.7V–3.6V  
I/O15) are placed in a high-impedance state when: deselected  
(CE HIGH), outputs are disabled (OE HIGH), both Byte High  
Enable and Byte Low Enable are disabled (BHE, BLE HIGH),  
or during a write operation (CE LOW, and WE LOW).  
• Pin-compatible with the CY62136V  
• Ultra-low active power  
— Typical active current: 1.5 mA @ f = 1 MHz  
Writing to the device is accomplished by taking Chip Enable  
(CE) and Write Enable (WE) inputs LOW. If Byte Low Enable  
(BLE) is LOW, then data from I/O pins (I/O0 through I/O7), is  
written into the location specified on the address pins (A0  
through A16). If Byte High Enable (BHE) is LOW, then data  
from I/O pins (I/O8 through I/O15) is written into the location  
specified on the address pins (A0 through A16).  
— Typical active current: 5.5 mA @ f = fmax (70-ns  
speed)  
• Low standby power  
• Easy memory expansion with CE and OE features  
• Automatic power-down when deselected  
• CMOS for optimum speed/power  
• Packages offered in a 48-ball FBGA  
Reading from the device is accomplished by taking Chip  
Enable (CE) and Output Enable (OE) LOW while forcing the  
Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW,  
then data from the memory location specified by the address  
pins will appear on I/O0 to I/O7. If Byte High Enable (BHE) is  
LOW, then data from memory will appear on I/O8 to I/O15. See  
the truth table at the back of this data sheet for a complete  
description of read and write modes.  
Functional Description[1]  
The and CY62136CV are high-performance CMOS static  
RAM organized as 128K words by 16 bits. This device features  
advanced circuit design to provide ultra-low active current.  
Logic Block Diagram  
DATA IN DRIVERS  
A
10  
A
9
A
8
7
6
A
A
A
A
A
128K x 16  
5
4
RAM Array  
I/O I/O  
0
7
2048 x 1024  
3
2
I/O I/O  
A
8
15  
A
A
1
0
COLUMN DECODER  
BHE  
WE  
CE  
OE  
BLE  
Note:  
1. For best practice recommendations, please refer to the Cypress application note System Design Guidelineson http://www.cypress.com.  
Cypress Semiconductor Corporation  
3901 North First Street  
San Jose  
CA 95134  
408-943-2600  
Document #: 38-05199 Rev. *D  
Revised September 20, 2002  

与CY62136CV33相关器件

型号 品牌 获取价格 描述 数据表
CY62136CV33LL-55BAI CYPRESS

获取价格

2M (128K x 16) Static RAM
CY62136CV33LL-55BAIT CYPRESS

获取价格

Standard SRAM, 128KX16, 55ns, CMOS, PBGA48, 7 X 7 MM, 1.20 MM HEIGHT, FBGA-48
CY62136CV33LL-55BVI CYPRESS

获取价格

2M (128K x 16) Static RAM
CY62136CV33LL-70BAI CYPRESS

获取价格

2M (128K x 16) Static RAM
CY62136CV33LL-70BVI CYPRESS

获取价格

2M (128K x 16) Static RAM
CY62136CV33LL-70BVIT CYPRESS

获取价格

Standard SRAM, 128KX16, 70ns, CMOS, PBGA48, 6 X 8 MM, 1 MM HEIGHT, VFBGA-48
CY62136CVLL-70BAI CYPRESS

获取价格

2M (128K x 16) Static RAM
CY62136CVLL-70BAIT CYPRESS

获取价格

Standard SRAM, 128KX16, 70ns, CMOS, PBGA48, 7 X 7 MM, 1.20 MM HEIGHT, FBGA-48
CY62136CVLL-70BVI CYPRESS

获取价格

2M (128K x 16) Static RAM
CY62136CVLL-70BVIT CYPRESS

获取价格

暂无描述