5秒后页面跳转
CY2DL814_05 PDF预览

CY2DL814_05

更新时间: 2024-10-01 04:13:19
品牌 Logo 应用领域
赛普拉斯 - CYPRESS /
页数 文件大小 规格书
8页 191K
描述
ComLink⑩ Series

CY2DL814_05 数据手册

 浏览型号CY2DL814_05的Datasheet PDF文件第2页浏览型号CY2DL814_05的Datasheet PDF文件第3页浏览型号CY2DL814_05的Datasheet PDF文件第4页浏览型号CY2DL814_05的Datasheet PDF文件第5页浏览型号CY2DL814_05的Datasheet PDF文件第6页浏览型号CY2DL814_05的Datasheet PDF文件第7页 
ComLink™ Series  
CY2DL814  
1:4 Clock Fanout Buffer  
Features  
Description  
• Low-voltage operation  
• VDD = 3.3V  
• 1:4 Fanout  
• Single-input configurable for  
— LVDS, LVPECL, or LVTTL  
The Cypress CY2 series of network circuits is produced using  
advanced 0.35-micron CMOS technology, achieving the  
industry’s fastest logic.  
The Cypress CY2DL814 fanout buffer features a single  
LVDS-, LVPECL-, or LVTTL-compatible input and four LVDS  
output pairs.  
Designed for data-communication clock management applica-  
tions, the fanout from a single input reduces loading on the  
input clock.  
The CY2DL814 is ideal for both level translations from single  
ended to LVDS and/or for the distribution of LVDS-based clock  
signals. The Cypress CY2DL814 has configurable input and  
output functions. The input can be selectable for  
LVPECL/LVTTL or LVDS signals while the output driver’s  
support standard and high drive LVDS. Drive either a 50-ohm  
or 100-ohm line with a single part number/device.  
— Four differential pairs of LVDS outputs  
• Drives 50- or 100-ohm load (selectable)  
• Low input capacitance  
• 85 ps typical output-to-output skew  
• <4 ns typical propagation delay  
• Does not exceed Bellcore 802.3 standards  
• Operation at 350 MHz – 700 Mbps  
• Industrial versions available  
• Packages available include TSSOP/SOIC  
Block Diagram  
Pin Configuration  
EN1  
EN2  
EN1  
16  
15  
14  
13  
12  
11  
Q1A  
Q1B  
1
2
3
4
5
6
7
8
CONFIG  
CNTRL  
VDD  
Q1A  
Q1B  
Q2A  
Q2B  
Q3A  
Q3B  
Q4A  
Q4B  
GND  
IN+  
IN-  
Q2A  
Q2B  
IN+  
IN-  
10  
EN2  
9
LVDS /  
LVPECL /  
LVTTL  
Q3A  
Q3B  
16-pin TSSOP/SOIC  
CONFIG  
Q4A  
Q4B  
CNTRL  
OUTPUT  
LVDS  
Cypress Semiconductor Corporation  
3901 North First Street  
San Jose, CA 95134  
408-943-2600  
Document #: 38-07057 Rev. *B  
Revised June 20, 2005  

与CY2DL814_05相关器件

型号 品牌 获取价格 描述 数据表
CY2DL814SC CYPRESS

获取价格

1:4 Clock Fanout Buffer
CY2DL814SCT CYPRESS

获取价格

1:4 Clock Fanout Buffer
CY2DL814SI CYPRESS

获取价格

1:4 Clock Fanout Buffer
CY2DL814SIT CYPRESS

获取价格

1:4 Clock Fanout Buffer
CY2DL814SXC CYPRESS

获取价格

ComLink⑩ Series
CY2DL814SXCT CYPRESS

获取价格

ComLink⑩ Series
CY2DL814SXI CYPRESS

获取价格

ComLink⑩ Series
CY2DL814SXIT CYPRESS

获取价格

ComLink⑩ Series
CY2DL814ZC CYPRESS

获取价格

1:4 Clock Fanout Buffer
CY2DL814ZCT CYPRESS

获取价格

1:4 Clock Fanout Buffer