CY2DL818
1:8 Clock Fanout Buffer
Features
Description
• Low voltage operation
• VDD = 3.3V
• 1:8 fanout
This Cypress series of network circuits is produced using
advanced 0.35-micron CMOS technology, achieving the
industry’s fastest logic.
The Cypress CY2DL818 fanout buffer features a single LVDS
or a single-ended LVTTL-compatible input and eight LVDS
output pairs.
• Single-input-configurable for LVDS, LVPECL, or LVTTL
• 8 pair of LVDS Outputs
• Drives either a 50-ohm or 100-ohm load (selectable)
• Low input capacitance
• Low output skew
• Low propagation delay
Designed for data communications clock management appli-
cations, the large fanout from a single input reduces loading
on the input clock. The Cypress CY2DL818 is ideal for both
level translations from single-ended to LVDS and/or for the
distribution of LVDS-based clock signals.
• Typical (tpd < 4 ns)
• Packages available include: TSSOP
• Does not exceed Bellcore 802.3 standards
• Operation at => 350 MHz – 700 Mbps
The Cypress CY2DL818 has configurable input and output
functions. The input can be selectable for LVCMOS/LVTTL,
LVPECL, or LVDS signals, while the output drivers support
standard and high-drive LVDS. Drive either a 50-ohm or
100-ohm line with a single part number/device.
Pin Configuration
Block Diagram
37
Q1A
36
Q1B
GND
VDD
VDD
VDD
VDD
GND
Q1A
Q1B
Q2A
Q2B
Q3A
Q3B
Q4A
Q4B
1
2
3
4
5
6
7
8
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20
35
Q2A
34
Q2B
InConfig
CNTRL
33
Q3A
32
INPUT
(LVPECL / LVDS / LVTTL)
Q3B
VDD
GND
9
10
11
31
30
VDD
Q5A
INPUT A
INPUT B
Q4A
10
INPUT A
INPUT B
11
Q4B
Q5B
Q6A
Q6B
Q7A
Q7B
Q8A
Q8B
GND
GND 12
VDD
VDD
28
27
Q5A
Q5B
13
14
15
16
17
18
19
6
InConfig
VDD
26
VDD
VDD
Q6A
Q6B
25
GND
GND
24
23
Q7A
Q7B
38 pin TSSOP
22
21
Q8A
Q8B
7
CNTRL
OUTPUT
(LVDS)
Cypress Semiconductor Corporation
•
3901 North First Street
•
San Jose
•
CA 95134
•
408-943-2600
Document #: 38-07058 Rev. *B
Revised December 15, 2002