5秒后页面跳转
CY2DL1510AZIT PDF预览

CY2DL1510AZIT

更新时间: 2024-10-01 09:41:51
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 时钟驱动器逻辑集成电路
页数 文件大小 规格书
15页 366K
描述
1:10 Differential LVDS Fanout Buffer

CY2DL1510AZIT 技术参数

是否Rohs认证:符合生命周期:Obsolete
零件包装代码:QFP包装说明:TQFP, TQFP32,.35SQ,32
针数:32Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.31.00.01
风险等级:5.76Is Samacsys:N
其他特性:ALSO OPERATED AT 3.3V SUPPLY系列:2DL
输入调节:DIFFERENTIALJESD-30 代码:S-PQFP-G32
JESD-609代码:e3长度:7 mm
逻辑集成电路类型:LOW SKEW CLOCK DRIVER湿度敏感等级:3
功能数量:1反相输出次数:
端子数量:32实输出次数:20
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:TQFP
封装等效代码:TQFP32,.35SQ,32封装形状:SQUARE
封装形式:FLATPACK, THIN PROFILE峰值回流温度(摄氏度):260
最大电源电流(ICC):125 mAProp。Delay @ Nom-Sup:0.6 ns
传播延迟(tpd):0.6 ns认证状态:Not Qualified
Same Edge Skew-Max(tskwd):0.04 ns座面最大高度:1.2 mm
最大供电电压 (Vsup):2.625 V最小供电电压 (Vsup):2.375 V
标称供电电压 (Vsup):2.5 V表面贴装:YES
温度等级:INDUSTRIAL端子面层:Matte Tin (Sn)
端子形式:GULL WING端子节距:0.8 mm
端子位置:QUAD处于峰值回流温度下的最长时间:30
宽度:7 mm最小 fmax:1500 MHz
Base Number Matches:1

CY2DL1510AZIT 数据手册

 浏览型号CY2DL1510AZIT的Datasheet PDF文件第2页浏览型号CY2DL1510AZIT的Datasheet PDF文件第3页浏览型号CY2DL1510AZIT的Datasheet PDF文件第4页浏览型号CY2DL1510AZIT的Datasheet PDF文件第5页浏览型号CY2DL1510AZIT的Datasheet PDF文件第6页浏览型号CY2DL1510AZIT的Datasheet PDF文件第7页 
CY2DL1510  
1:10 Differential LVDS Fanout Buffer  
Features  
Functional Description  
Low-voltage differential signal (LVDS) input with on-chip 100-Ω  
The CY2DL1510 is an ultra-low noise, low-skew,  
low-propagation delay 1:10 differential LVDS fanout buffer  
targeted to meet the requirements of high-speed clock  
distribution applications. The on-chip 100-Ω input termination  
resistor reduces board component count, while the synchronous  
clock enable function ensures glitch-free output transitions  
during enable and disable periods. The device has a fully  
differential internal architecture that is optimized to achieve  
low-additive jitter and low-skew at operating frequencies of up to  
1.5 GHz.  
input termination resistor  
Ten differential LVDS outputs  
40-ps maximum output-to-output skew  
600-ps maximum propagation delay  
0.11-ps maximum additive RMS phase jitter at 156.25 MHz  
(12-kHz to 20-MHz offset)  
Up to 1.5-GHz operation  
Synchronous clock enable function  
32-pin thin quad flat pack (TQFP) package  
2.5-V or 3.3-V operating voltage[1]  
Commercial and industrial operating temperature range  
Logic Block Diagram  
Q0  
Q0#  
Q1  
Q1#  
VDD  
VSS  
Q2  
Q2#  
Q3  
Q3#  
Q4  
IN  
100  
Q4#  
IN#  
Q5  
Q5#  
VDD  
Q
100k  
D
Q6  
CLK_EN  
Q6#  
Q7  
Q7#  
VBB  
Q8  
Q8#  
Q9  
Q9#  
Note  
1. Input AC-coupling capacitors are required for voltage-translation applications.  
Cypress Semiconductor Corporation  
Document Number: 001-54863 Rev. *H  
198 Champion Court  
San Jose, CA 95134-1709  
408-943-2600  
Revised February 25, 2011  
[+] Feedback  

CY2DL1510AZIT 替代型号

型号 品牌 替代类型 描述 数据表
CY2DL1510AZI CYPRESS

完全替代

1:10 Differential LVDS Fanout Buffer
CY2DL1510AZCT CYPRESS

类似代替

1:10 Differential LVDS Fanout Buffer
CY2DL1510AZC CYPRESS

类似代替

1:10 Differential LVDS Fanout Buffer

与CY2DL1510AZIT相关器件

型号 品牌 获取价格 描述 数据表
CY2DL15110 CYPRESS

获取价格

1:10 Differential LVDS Fanout Buffer with Selectable Clock Input
CY2DL15110AZC CYPRESS

获取价格

1:10 Differential LVDS Fanout Buffer with Selectable Clock Input
CY2DL15110AZCT CYPRESS

获取价格

1:10 Differential LVDS Fanout Buffer with Selectable Clock Input
CY2DL15110AZI CYPRESS

获取价格

1:10 Differential LVDS Fanout Buffer with Selectable Clock Input
CY2DL15110AZIT CYPRESS

获取价格

1:10 Differential LVDS Fanout Buffer with Selectable Clock Input
CY2DL814 CYPRESS

获取价格

1:4 Clock Fanout Buffer
CY2DL814_05 CYPRESS

获取价格

ComLink⑩ Series
CY2DL814SC CYPRESS

获取价格

1:4 Clock Fanout Buffer
CY2DL814SCT CYPRESS

获取价格

1:4 Clock Fanout Buffer
CY2DL814SI CYPRESS

获取价格

1:4 Clock Fanout Buffer