5秒后页面跳转
CY29940AC-1 PDF预览

CY29940AC-1

更新时间: 2024-09-24 02:51:23
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 时钟
页数 文件大小 规格书
7页 196K
描述
2.5V or 3.3V, 200-MHz 1:18 Clock Distribution Buffer

CY29940AC-1 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:QFP包装说明:LQFP, QFP32,.35SQ,32
针数:32Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.7
其他特性:ALSO OPERATES WITH 3.3V SUPPLY系列:29940
输入调节:DIFFERENTIAL MUXJESD-30 代码:S-PQFP-G32
JESD-609代码:e0长度:7 mm
逻辑集成电路类型:LOW SKEW CLOCK DRIVER最大I(ol):0.02 A
功能数量:1反相输出次数:
端子数量:32实输出次数:18
最高工作温度:70 °C最低工作温度:
封装主体材料:PLASTIC/EPOXY封装代码:LQFP
封装等效代码:QFP32,.35SQ,32封装形状:SQUARE
封装形式:FLATPACK, LOW PROFILE峰值回流温度(摄氏度):240
电源:2.5/3.3 VProp。Delay @ Nom-Sup:5.2 ns
传播延迟(tpd):5.2 ns认证状态:Not Qualified
Same Edge Skew-Max(tskwd):0.15 ns座面最大高度:1.6 mm
子类别:Clock Drivers最大供电电压 (Vsup):2.625 V
最小供电电压 (Vsup):2.375 V标称供电电压 (Vsup):2.5 V
表面贴装:YES温度等级:COMMERCIAL
端子面层:TIN LEAD端子形式:GULL WING
端子节距:0.8 mm端子位置:QUAD
处于峰值回流温度下的最长时间:30宽度:7 mm
Base Number Matches:1

CY29940AC-1 数据手册

 浏览型号CY29940AC-1的Datasheet PDF文件第2页浏览型号CY29940AC-1的Datasheet PDF文件第3页浏览型号CY29940AC-1的Datasheet PDF文件第4页浏览型号CY29940AC-1的Datasheet PDF文件第5页浏览型号CY29940AC-1的Datasheet PDF文件第6页浏览型号CY29940AC-1的Datasheet PDF文件第7页 
CY29940-1  
2.5V or 3.3V, 200-MHz  
1:18 Clock Distribution Buffer  
Description  
Features  
• 200-MHz clock support  
The CY29940-1 is a low-voltage 200-MHz clock distribution  
buffer with the capability to select either a differential LVPECL-  
or a LVCMOS/LVTTL-compatible input clock. The two clock  
sources can be used to provide for a test clock as well as the  
primary system clock. All other control inputs are  
LVCMOS/LVTTL-compatible. The eighteen outputs are 2.5V  
or 3.3V LVCMOS/LVTTL-compatible and can drive 50series  
or parallel terminated transmission lines. For series terminated  
transmission lines, each output can drive one or two traces  
giving the device an effective fanout of 1:36. Low  
output-to-output skews make the CY29940-1 an ideal clock  
distribution buffer for nested clock trees in the most  
demanding of synchronous systems.  
• LVPECL or LVCMOS/LVTTL clock input  
• LVCMOS/LVTTL-compatible inputs  
• 18 clock outputs: drive up to 36 clock lines  
• 150 ps max. output-to-output skew  
• 23output impedance  
• Dual or single supply operation:  
— 3.3V core and 3.3V outputs  
— 3.3V core and 2.5V outputs  
— 2.5V core and 2.5V outputs  
• Pin-compatible with MPC940L, MPC9109  
• Available in commercial and industrial temperature  
ranges  
• 32-pin TQFP package  
Block Diagram  
Pin Configuration  
VDD  
VDDC  
29  
32 31  
28  
25  
27 26  
30  
VSS  
VSS  
1
Q6  
24  
PECL_CLK  
PECL_CLK#  
0
1
Q7  
2
3
23  
22  
18  
TCLK  
Q8  
Q0-Q17  
TCLK_SEL  
PECL_CLK  
4
5
6
7
8
VDD  
Q9  
TCLK  
21  
20  
19  
18  
17  
CY29940-1  
TCLK_SEL  
PECL_CLK#  
VDD  
Q10  
Q11  
VSS  
VDDC  
12  
9
10  
13  
16  
14 15  
11  
Cypress Semiconductor Corporation  
Document #: 38-07487 Rev. **  
3901 North First Street  
San Jose, CA 95134  
408-943-2600  
Revised January 28, 2003  

与CY29940AC-1相关器件

型号 品牌 获取价格 描述 数据表
CY29940AC-1T CYPRESS

获取价格

2.5V or 3.3V, 200-MHz 1:18 Clock Distribution Buffer
CY29940ACT CYPRESS

获取价格

2.5V or 3.3V, 200-MHz, 1:18 Clock Distribution Buffer
CY29940AI CYPRESS

获取价格

2.5V or 3.3V, 200-MHz, 1:18 Clock Distribution Buffer
CY29940AI-1 CYPRESS

获取价格

2.5V or 3.3V, 200-MHz 1:18 Clock Distribution Buffer
CY29940AI-1T CYPRESS

获取价格

2.5V or 3.3V, 200-MHz 1:18 Clock Distribution Buffer
CY29940AIT CYPRESS

获取价格

2.5V or 3.3V, 200-MHz, 1:18 Clock Distribution Buffer
CY29940AXC CYPRESS

获取价格

2.5V or 3.3V, 200-MHz, 1:18 Clock Distribution Buffer
CY29940AXCT CYPRESS

获取价格

2.5V or 3.3V, 200-MHz, 1:18 Clock Distribution Buffer
CY29940AXI CYPRESS

获取价格

2.5V or 3.3V, 200-MHz, 1:18 Clock Distribution Buffer
CY29940AXIT CYPRESS

获取价格

2.5V or 3.3V, 200-MHz, 1:18 Clock Distribution Buffer