5秒后页面跳转
CY29943AIT PDF预览

CY29943AIT

更新时间: 2024-11-25 04:13:19
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 时钟
页数 文件大小 规格书
7页 188K
描述
2.5V or 3.3V 200-MHz 1:18 Clock Distribution Buffer

CY29943AIT 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:QFP包装说明:LQFP, QFP32,.35SQ,32
针数:32Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.92
其他特性:ALSO OPERATES WITH 3.3V SUPPLY输入调节:DIFFERENTIAL
JESD-30 代码:S-PQFP-G32JESD-609代码:e0
长度:7 mm逻辑集成电路类型:LOW SKEW CLOCK DRIVER
最大I(ol):0.02 A功能数量:1
反相输出次数:端子数量:32
实输出次数:18最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:LQFP封装等效代码:QFP32,.35SQ,32
封装形状:SQUARE封装形式:FLATPACK, LOW PROFILE
峰值回流温度(摄氏度):240电源:2.5/3.3 V
Prop。Delay @ Nom-Sup:5.2 ns传播延迟(tpd):5.2 ns
认证状态:Not QualifiedSame Edge Skew-Max(tskwd):0.2 ns
座面最大高度:1.6 mm子类别:Clock Drivers
最大供电电压 (Vsup):2.625 V最小供电电压 (Vsup):2.375 V
标称供电电压 (Vsup):2.5 V表面贴装:YES
温度等级:INDUSTRIAL端子面层:TIN LEAD
端子形式:GULL WING端子节距:0.8 mm
端子位置:QUAD处于峰值回流温度下的最长时间:30
宽度:7 mmBase Number Matches:1

CY29943AIT 数据手册

 浏览型号CY29943AIT的Datasheet PDF文件第2页浏览型号CY29943AIT的Datasheet PDF文件第3页浏览型号CY29943AIT的Datasheet PDF文件第4页浏览型号CY29943AIT的Datasheet PDF文件第5页浏览型号CY29943AIT的Datasheet PDF文件第6页浏览型号CY29943AIT的Datasheet PDF文件第7页 
CY29943  
2.5V or 3.3V 200-MHz 1:18 Clock Distribution Buffer  
Features  
Description  
• 200-MHz clock support  
• 2.5V or 3.3V operation  
• LVPECL clock input  
The CY29943 is a low-voltage 200-MHz clock distribution  
buffer with an LVPECL-compatible input clock. All other control  
inputs are LVCMOS-/LVTTL-compatible. The eighteen outputs  
are 2.5V or 3.3V LVCMOS- or LVTTL-compatible and can  
drive 50series or parallel terminated transmission lines. For  
series terminated transmission line, each output can drive one  
or two traces giving the device an effective fanout of 1:36. Low  
output-to-output skews make the CY29943 an ideal clock  
distribution buffer for nested clock trees in the most  
demanding of synchronous systems.  
• LVCMOS-/LVTTL-compatible inputs  
• 18 clock outputs: drive up to 36 clock lines  
• 200 ps max. output-to-output skew  
• Output Enable control  
• Pin compatible with MPC942P  
• Available in Industrial and Commercial  
• 32-pin LQFP package  
Block Diagram  
Pin Configuration  
VSS  
VSS  
OE  
1
2
3
4
5
6
7
8
24  
23  
22  
21  
20  
19  
18  
17  
Q6  
Q7  
Q8  
VDD  
Q9  
Q10  
Q11  
VSS  
VDD  
NC  
18  
PECL_CLK  
PECL_CLK#  
CY29943  
PECL_CLK  
PECL_CLK#  
VDD  
Q0-Q17  
OE  
VDD  
Cypress Semiconductor Corporation  
Document #: 38-07285 Rev. *C  
3901 North First Street  
San Jose  
CA 95134  
408-943-2600  
Revised December 21, 2002  

与CY29943AIT相关器件

型号 品牌 获取价格 描述 数据表
CY29946 CYPRESS

获取价格

2.5V or 3.3V, 200-MHz, 1:10 Clock Distribution Buffer
CY29946_11 CYPRESS

获取价格

2.5 V or 3.3 V, 200-MHz, 1:10 Clock Distribution Buffer 200-MHz clock support
CY29946_12 CYPRESS

获取价格

2.5 V or 3.3 V, 200-MHz, 1:10 Clock Distribution Buffer
CY29946AI ROCHESTER

获取价格

LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32, 7 X 7 MM, 1 MM HEI
CY29946AIT CYPRESS

获取价格

Low Skew Clock Driver, 10 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, 1 MM HEI
CY29946AIXT CYPRESS

获取价格

2.5V or 3.3V, 200-MHz, 1:10 Clock Distribution Buffer
CY29946AXC CYPRESS

获取价格

2.5V or 3.3V, 200-MHz, 1:10 Clock Distribution Buffer
CY29946AXCT CYPRESS

获取价格

2.5V or 3.3V, 200-MHz, 1:10 Clock Distribution Buffer
CY29946AXI CYPRESS

获取价格

2.5V or 3.3V, 200-MHz, 1:10 Clock Distribution Buffer
CY29946AXIT CYPRESS

获取价格

2.5 V or 3.3 V, 200-MHz, 1:10 Clock Distribution Buffer 200-MHz clock support