Datasheet > CY29946_11

CY29946_11

更新时间： 2024-11-25 09:41:47

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		时钟
页数	文件大小	规格书
9页	385K
描述
2.5 V or 3.3 V, 200-MHz, 1:10 Clock Distribution Buffer 200-MHz clock support

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CY29946_11 数据手册

CY29946

2.5 V or 3.3 V, 200-MHz,

1:10 Clock Distribution Buffer

2.5

V or 3.3 V, 200-MHz, 1:10 Clock Distribution Buffer

Features

Description

■ 2.5 V or 3.3 V operation

The CY29946 is a low-voltage 200-MHz clock distribution buffer

with the capability to select one of two LVCMOS/LVTTL

compatible input clocks. These clock sources can be used to

provide for test clocks as well as the primary system clocks. All

other control inputs are LVCMOS/LVTTL compatible. The

10 outputs are LVCMOS or LVTTL compatible and can drive

50  series or parallel terminated transmission lines. For series

terminated transmission lines, each output can drive one or two

traces giving the device an effective fanout of 1:20.

■ 200-MHz clock support

■ Two LVCMOS-/LVTTL-compatible inputs

■ Ten clock outputs: drive up to 20 clock lines

■ 1× or 1/2× configurable outputs

■ Output three-state control

The CY29946 is capable of generating 1× and 1/2× signals from

a 1× source. These signals are generated and retimed internally

to ensure minimal skew between the 1× and 1/2× signals.

SEL(A:C) inputs allow flexibility in selecting the ratio of 1× to1/2×

outputs.

■ 250-ps max output-to-output skew

■ Pin-compatible with MPC946, MPC9446

■ Available in commercial and industrial temperature range

■ 32-pin TQFP package

The CY29946 outputs can also be three-stated via MR/OE#

input. When MR/OE# is set HIGH, it resets the internal flip-flops

and three-states the outputs.

Block Diagram

TCLK_SEL

TCLK0

TCLK1

QA0:2

DSELA

DSELB

QB0:2

QC0:3

DSELC

MR/OE#

Cypress Semiconductor Corporation

Document #: 38-07286 Rev. *G

•

198 Champion Court

•

San Jose, CA 95134-1709

•

408-943-2600

Revised May 11, 2011

[+] Feedback

12 3 4 5 6 7...9

中文翻译

下载PDF

与CY29946_11相关器件

型号	品牌	获取价格	描述	数据表
CY29946_12	CYPRESS	获取价格	2.5 V or 3.3 V, 200-MHz, 1:10 Clock Distribution Buffer
CY29946AI	ROCHESTER	获取价格	LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32, 7 X 7 MM, 1 MM HEI
CY29946AIT	CYPRESS	获取价格	Low Skew Clock Driver, 10 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, 1 MM HEI
CY29946AIXT	CYPRESS	获取价格	2.5V or 3.3V, 200-MHz, 1:10 Clock Distribution Buffer
CY29946AXC	CYPRESS	获取价格	2.5V or 3.3V, 200-MHz, 1:10 Clock Distribution Buffer
CY29946AXCT	CYPRESS	获取价格	2.5V or 3.3V, 200-MHz, 1:10 Clock Distribution Buffer
CY29946AXI	CYPRESS	获取价格	2.5V or 3.3V, 200-MHz, 1:10 Clock Distribution Buffer
CY29946AXIT	CYPRESS	获取价格	2.5 V or 3.3 V, 200-MHz, 1:10 Clock Distribution Buffer 200-MHz clock support
CY29947	CYPRESS	获取价格	2.5V or 3.3V, 200-MHz, 1:9 Clock Distribution Buffer
CY29947AC	CYPRESS	获取价格	2.5V or 3.3V, 200-MHz, 1:9 Clock Distribution Buffer