CY2304SI-2T

更新时间： 2024-11-26 04:37:59

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		/
页数	文件大小	规格书
8页	144K
描述
3.3V Zero Delay Buffer

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CY2304SI-2T 数据手册

CY2304

3.3V Zero Delay Buffer

required to be driven into the FBK pin, and can be obtained

from one of the outputs. The input-to-output skew is

guaranteed to be less than 250 ps, and output-to-output skew

is guaranteed to be less than 200 ps.

Features

• Zero input-output propagation delay, adjustable by

capacitive load on FBK input

• Multiple configurations—see “Available Configura-

tions” table

• Multiple low-skew outputs

• 10-MHz to 133-MHz operating range

• 90 ps typical peak cycle-to-cycle jitter at 15pF, 66MHz

• Space-saving 8-pin 150-mil SOIC package

• 3.3V operation

The CY2304 has two banks of two outputs each.

The CY2304 PLL enters a power-down state when there are

no rising edges on the REF input. In this mode, all outputs are

three-stated and the PLL is turned off, resulting in less than

25 µA of current draw.

Multiple CY2304 devices can accept the same input clock and

distribute it in a system. In this case, the skew between the

outputs of two devices is guaranteed to be less than 500 ps.

The CY2304 is available in two different configurations, as

shown in the “Available Configurations” table. The CY2304–1

is the base part, where the output frequencies equal the

reference if there is no counter in the feedback path.

The CY2304–2 allows the user to obtain Ref and 1/2x or 2x

frequencies on each output bank. The exact configuration and

output frequencies depends on which output drives the

feedback pin.

• Industrial temperature available

Functional Description

The CY2304 is a 3.3V zero delay buffer designed to distribute

high-speed clocks in PC, workstation, datacom, telecom, and

other high-performance applications.

The part has an on-chip phase-locked loop (PLL) that locks to

an input clock presented on the REF pin. The PLL feedback is

Pin Configuration

Logic Block Diagram

FBK

8-pin SOIC

Top View

CLKA1

FBK

CLKB2

CLKB1

REF

PLL

REF

CLKA1

CLKA2

GND

CLKA2

Extra Divider (-2)

CLKB1

CLKB2

Available Configurations

Device

FBK from

Bank A Frequency Bank B Frequency

CY2304-1

CY2304-2

Bank A or B

Bank A

Reference

Reference/2

Reference

Bank B

2 × Reference

Cypress Semiconductor Corporation

•

3901 North First Street

•

San Jose, CA 95134

•

408-943-2600

Document #: 38-07247 Rev. *D

Revised January 12, 2005

12 3 4 5 6 7 8

中文翻译

下载PDF

与CY2304SI-2T相关器件

型号	品牌	获取价格	描述	数据表
CY2304SXC-1	CYPRESS	获取价格	3.3V Zero Delay Buffer
CY2304SXC-1	INFINEON	获取价格	3.3V Zero Delay Buffer
CY2304SXC-1T	CYPRESS	获取价格	3.3V Zero Delay Buffer
CY2304SXC-1T	INFINEON	获取价格	3.3V Zero Delay Buffer
CY2304SXC-2	CYPRESS	获取价格	3.3V Zero Delay Buffer
CY2304SXC-2	INFINEON	获取价格	3.3V Zero Delay Buffer
CY2304SXC-2T	CYPRESS	获取价格	3.3V Zero Delay Buffer
CY2304SXC-2T	INFINEON	获取价格	3.3V Zero Delay Buffer
CY2304SXI-1	CYPRESS	获取价格	3.3V Zero Delay Buffer
CY2304SXI-1	INFINEON	获取价格	3.3V Zero Delay Buffer