5秒后页面跳转
捷配首页

Datasheet > CY2260SC-3
CY2260SC-3 PDF预览

CY2260SC-3

更新时间： 2024-11-17 19:24:31
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 时钟光电二极管外围集成电路晶体
页数 文件大小 规格书
7页 113K
描述
Processor Specific Clock Generator, 66.66MHz, MOS, PDSO28, 0.300 INCH, PLASTIC, SOIC-28

阅读下载

中文翻译

获取价格

CY2260SC-3 技术参数

是否Rohs认证： 不符合生命周期：Obsolete
零件包装代码：SOIC包装说明：0.300 INCH, PLASTIC, SOIC-28
针数：28Reach Compliance Code：not_compliant
ECCN代码：EAR99HTS代码：8542.39.00.01
风险等级：5.83JESD-30 代码：R-PDSO-G28
JESD-609代码：e0长度：17.9 mm
端子数量：28最高工作温度：70 °C
最低工作温度：最大输出时钟频率：66.66 MHz
封装主体材料：PLASTIC/EPOXY封装代码：SOP
封装等效代码：SOP28,.4封装形状：RECTANGULAR
封装形式：SMALL OUTLINE峰值回流温度（摄氏度）：NOT SPECIFIED
电源：3.3/5 V主时钟/晶体标称频率：14.318 MHz
认证状态：Not Qualified座面最大高度：2.65 mm
子类别：Clock Generators最大压摆率：150 mA
最大供电电压：5.5 V最小供电电压：4.5 V
标称供电电压：5 V表面贴装：YES
技术：MOS温度等级：COMMERCIAL
端子面层：Tin/Lead (Sn/Pb)端子形式：GULL WING
端子节距：1.27 mm端子位置：DUAL
处于峰值回流温度下的最长时间：NOT SPECIFIED宽度：7.5 mm
uPs/uCs/外围集成电路类型：CLOCK GENERATOR, PROCESSOR SPECIFICBase Number Matches：1

CY2260SC-3 数据手册

 浏览型号CY2260SC-3的Datasheet PDF文件第2页浏览型号CY2260SC-3的Datasheet PDF文件第3页浏览型号CY2260SC-3的Datasheet PDF文件第4页浏览型号CY2260SC-3的Datasheet PDF文件第5页浏览型号CY2260SC-3的Datasheet PDF文件第6页浏览型号CY2260SC-3的Datasheet PDF文件第7页 
1CY2260  
fax id: 3520  
CY2260  
Clock Synthesizer/Driver for  
Pentium™ and Pentium Pro™ Processors  
• 3.3V or 5V operation  
Features  
• Internal pull-up resistors on S0, S1, and OE inputs  
• Multiple clock outputs to meet requirements of most  
motherboards using Pentium™, Pentium Pro™, or  
Cyrix™ processors  
Functional Description  
The CY2260 is a Clock Synthesizer/Driver chip for an Intel®  
Pentium or Pentium Pro processor based PC. The part outputs  
multiple clocks to serve the requirements of most mother-  
boards. The CY2260 has low-skew outputs (< 250 ps between  
the CPU Clocks, < 250 ps between the PCI Clocks). In addi-  
tion, the CY2260 CPU clock outputs have less than 200 ps  
cycle-to-cycle jitter. Finally, both the PCI and CPU clock out-  
puts meet the 1V/ns slew rate requirement of the Pentium- and  
Pentium Pro-based processor system.  
— Four CPU clocks (CPUCLK) @ 66.66 MHz, 60.0 MHz,  
or 50.0 MHz, pin selectable (plus 55.0 MHz on –2, –3,  
and –3H options)  
— Six PCI clocks (PCICLK) @ (CPUCLK/2) MHz  
— One USB clock @ 48.0 MHz  
— Three Ref. clocks @ 14.318 MHz (Two on –2, –3, and  
–3H options)  
— I/O clock @ 24MHz (–2, –3, and –3H options only)  
— Ref. 14.318 MHz Xtal oscillator input  
• CPU clock jitter < 200 ps cycle-to-cycle  
• Low skew outputs  
The CY2260 accepts a 14.318 MHz reference signal as its  
input. The CY2260 has two PLLs, one of which generates the  
CPU and PCI clocks, and the other generates the Universal  
Serial Bus (USB) and I/O clocks. The CY2260 runs off a 3.3V  
or 5V supply.  
— < 250 ps between CPU clocks  
The CY2260 is available in five options. The −1 and –1H op-  
tions provide three buffered reference clocks. The −2 and −3  
options provide two buffered reference clocks and a 24 MHz  
I/O clock. The −2 and −3 options also support Cyrix proces-  
sors. Finally, the −3H configuration is the same as the −3, ex-  
cept that it has high drive USB and I/O clocks to drive multiple  
outputs.  
— < 250 ps between PCI clocks (PCICLK)  
— +1 ns min. to +4 ns max. skew between CPU and PCI  
clocks (CPU leads PCI)  
• Output duty cycle 45% min. to 55% max.  
• Available in 28-pin SOIC and SSOP packages  
• Test mode support (–1 option)  
Logic Block Diagram  
Pin Configuration  
REF0(14.318MHz)  
Top View  
SOIC/SSOP  
REF1(14.318MHz)  
REF2(14.318MHz)  
V
DD  
REF0  
REF1  
1
2
3
4
28  
27  
26  
25  
XTALIN  
XTALIN  
14.318  
MHz  
OSC.  
XTALOUT  
V
DD  
SYS  
PLL  
USBCLK(48MHz)  
V
SEEBELOW  
SEEBELOW  
SS  
XTALOUT  
/2  
OE  
5
24  
23  
22  
21  
20  
19  
18  
17  
IOCLK(24MHz)  
CPUCLK0  
CPUCLK1  
CPUCLK2  
CPUCLK3  
CPUCLK0  
6
V
SS  
CPU  
PLL  
CPUCLK1  
7
PCICLK5  
PCICLK4  
V
DD  
8
CPUCLK2  
CPUCLK3  
V
DD  
9
PCICLK3  
PCICLK2  
10  
11  
12  
ROM  
V
SS  
S1  
S0  
V
SS  
PCICLK1  
PCICLK0  
13  
14  
16  
15  
S0  
S1  
/2  
V
DD  
Note:  
DELAY  
2260–2  
CPUCLK= CPU Clock  
PCICLK0  
PCICLK1  
PCICLK2  
PCICLK3  
PCICLK= PCI Bus Clock  
OPTION  
PIN 24  
PIN 25  
REF2  
USBCLK  
48 MHz  
−1  
–1H  
14.318 MHz  
IOCLK  
−2  
USBCLK  
48 MHz  
24 MHz  
PCICLK4  
−3  
−3H  
IOCLK  
USBCLK  
48 MHz  
24 MHz  
PCICLK5  
2260–1  
OE  
Intel is a registered trademark of Intel Corporation. Cyrix is a registered trademark of Cyrix Corporation. Pentium and Pentium Pro are trademarks of Intel Corporation.  
Cypress Semiconductor Corporation  
•
3901 North First Street  
•
San Jose  
•
CA 95134  
•
408-943-2600  
August 30, 1995 – Revised May 15, 1997  
1234567

中文翻译

下载PDF

与CY2260SC-3相关器件

型号 品牌 获取价格 描述 数据表
CY2260SC-3H CYPRESS

获取价格

 		Processor Specific Clock Generator, 66.66MHz, MOS, PDSO28, 0.300 INCH, PLASTIC, SOIC-28
CY2264PVC-1 CYPRESS

获取价格

 		Processor Specific Clock Generator, 75MHz, MOS, PDSO34, SSOP-34
CY2264PVC-2 CYPRESS

获取价格

 		Processor Specific Clock Generator, 75MHz, MOS, PDSO34, SSOP-34
CY2267PVC-1 CYPRESS

获取价格

 		Processor Specific Clock Generator, 66.56MHz, MOS, PDSO34, SSOP-34
CY2267PVC-1T CYPRESS

获取价格

 		Processor Specific Clock Generator, 66.56MHz, MOS, PDSO34, SSOP-34
CY22701 CYPRESS

获取价格

 		1 PLL In-System Programmable Clock Generator
CY22701FSXC CYPRESS

获取价格

 		1 PLL In-System Programmable Clock Generator
CY22701FSXCT CYPRESS

获取价格

 		1 PLL In-System Programmable Clock Generator
CY22701FSXI CYPRESS

获取价格

 		1 PLL In-System Programmable Clock Generator
CY22701FSXIT CYPRESS

获取价格

 		1 PLL In-System Programmable Clock Generator

与CY2260SC-3相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证