CMN1002PGLA PDF预览

CMN1002PGLA

更新时间: 2025-07-30 18:23:43
品牌 Logo 应用领域
APPLIED POWER /
页数 文件大小 规格书
5页 1346K
描述
TOLL-A

CMN1002PGLA 数据手册

 浏览型号CMN1002PGLA的Datasheet PDF文件第2页浏览型号CMN1002PGLA的Datasheet PDF文件第3页浏览型号CMN1002PGLA的Datasheet PDF文件第4页浏览型号CMN1002PGLA的Datasheet PDF文件第5页 
CMN1002PGLA  
N-Channel 100V (D-S) Power MOSFET  
Description  
Applications  
The CMN1002PGLA is the N-Channel enhancement mode  
power field effect transistors with high cell density, trench  
technology. This high density process and design have  
been optimized switching performance and especially tai-  
lored to minimize on-state resistance.  
AC/DC load switch  
SMPS  
Notebooks and Handhelds adapter  
UPS Power  
Marking Information  
Features  
Marking Code = N1002PGLA  
Date Code = XXXX  
VDS: 100V  
ID (@VGS=10V): 233A  
N1002PGLA  
RDSON (@VGS=10V) : < 2.4mΩ  
High density cell design for extremely low RDSON  
Excellent on-resistance and DC current capability  
XXXX  
Ordering Information  
Equivalent Circuit and Pin Configuration  
TOLL  
P/N  
Packaging  
Remark  
PIN 9  
CMN1002PGLA  
2000/Tape & Reel  
ROHS  
PIN 1  
PIN 2-8  
Absolute Maximum Ratings (Tc=25 unless otherwise noted)  
Parameter  
Symbol  
Maximum  
Unit  
Drain-source Voltage  
Gate-source Voltage  
VDS  
VGS  
100  
±20  
233  
120  
171  
933  
250  
V
V
Tc=25°C(Silicon Limit)  
Continuous Drain Current (1) Tc=25°C(Package Limit)  
ID  
A
Tc=100°C (Silicon Limit)  
Pulsed Drain Current(2)  
IDM  
A
PD @ Tc=25°C  
W
Total Power Dissipation (3)  
Derating Factor  
above 25°C  
1.7  
W/°C  
Thermal Resistance Junction-to-Case (3)  
RθJC  
0.6  
°C/W  
°C  
Junction and Storage Temperature Range  
TJ,TSTG  
-55 to +175  
Revision_1.0  
1 of 5  
www.appliedpowermicro.com