CDC857-2, CDC857-3
2.5-/3.3-V PHASE-LOCK LOOP CLOCK DRIVERS
SCAS627A – SEPTEMBER 1999 – DECEMBER 1999
DGG PACKAGE
(TOP VIEW)
Phase-Lock Loop Clock Distribution for
Double Data Rate Synchronous DRAM
Applications
1
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
GND
Y0
GND
Y5
Distributes One Differential Clock Input to
Ten Differential Outputs
2
3
Y0
Y5
External Feedback Pins (FBIN, FBIN) Are
Used to Synchronize the Outputs to the
Clock Input
4
V
V
CC
Y1
CC
5
Y6
6
Y1
Y6
Operates at V
= 2.5 V and AV
= 3.3 V
CC
CC
7
GND
GND
Y2
GND
GND
Y7
Packaged in Plastic 48-Pin (DGG) Thin
Shrink Small-Outline Package (TSSOP)
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
Y2
Y7
Spread Spectrum Clocking Tracking
Capability to Reduce EMI
V
V
V
CC
CC
CLK
CLK
CC
G
description
FBIN
FBIN
The CDC857-2 and CDC857-3 are high-perfor-
mance, low-skew, low-jitter, phase-lock loop
(PLL) clock driver. They use a PLL to precisely
align, in both frequency and phase, the feedback
(FBOUT) output to the clock (CLK) input signal.
The CDC857-3 operates at 3.3 V (PLL) and 2.5 V
(output buffer). The CDC857-2 operates at
2.5 V (PLL and output buffer).
V
V
CC
CC
AGND
GND
Y3
CC
AV
FBOUT
FBOUT
GND
Y8
Y3
Y8
V
V
CC
Y4
CC
Y9
One bank of ten inverting and noninverting
outputs provide ten low-skew, low-jitter copies of
CLK. Output signal duty cycles are adjusted to
50%, independent of the duty cycle at CLK.
Y4
Y9
GND
GND
All outputs can be enabled or disabled via a single output enable input. When the G input is high, the outputs
switch in phase and frequency with CLK; when the G input is low, the outputs are disabled to high impedance
state (3-state).
Unlike many products containing PLLs, the CDC857 does not require external RC networks. The loop filter for
the PLL is included on-chip, minimizing component count, board space, and cost.
Because it is based on PLL circuity, the CDC857 requires a stabilization time to achieve phase lock of the
feedback signal to the reference signal. This stabilization time is required following power up and application
of a fixed-frequency, fixed-phase signal at CLK, as well as following any changes to the PLL reference or
feedback signals. The PLL can be bypassed for test purposes by strapping AV
to ground. If AV
is at GND
CC
CC
and V = ON, 2 falling edges on G cause the PLL to run with FBOUT being enabled and all other outputs being
CC
disabled, after AV
ramps up to its specified V
value, with G being kept low. The CDC857 is characterized
CC
CC
for operation from 0°C to 85°C.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Copyright 1999, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265