5秒后页面跳转
捷配首页

Datasheet > CDC921DL
CDC921DL PDF预览

CDC921DL

更新时间： 2024-02-02 20:09:12
品牌 Logo 应用领域
德州仪器 - TI 晶体驱动器外围集成电路光电二极管输出元件PC时钟
页数 文件大小 规格书
17页 237K
描述
133-MHz CLOCK SYNTHESIZER/DRIVER FOR PC MOTHERBOARDS WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

CDC921DL 技术参数

是否无铅： 含铅是否Rohs认证： 不符合
生命周期：Obsolete零件包装代码：SSOP
包装说明：SSOP, SSOP48,.4针数：48
Reach Compliance Code：not_compliantECCN代码：EAR99
HTS代码：8542.39.00.01风险等级：5.92
其他特性：ALSO REQUIRES 2.5V SUPPLYJESD-30 代码：R-PDSO-G48
长度：15.875 mm端子数量：48
最高工作温度：85 °C最低工作温度：
最大输出时钟频率：133 MHz封装主体材料：PLASTIC/EPOXY
封装代码：SSOP封装等效代码：SSOP48,.4
封装形状：RECTANGULAR封装形式：SMALL OUTLINE, SHRINK PITCH
峰值回流温度（摄氏度）：NOT SPECIFIED电源：2.5/3.3 V
主时钟/晶体标称频率：14.318 MHz认证状态：Not Qualified
座面最大高度：2.79 mm子类别：Clock Generators
最大压摆率：156 mA最大供电电压：3.465 V
最小供电电压：3.165 V标称供电电压：3.3 V
表面贴装：YES技术：CMOS
温度等级：OTHER端子形式：GULL WING
端子节距：0.635 mm端子位置：DUAL
处于峰值回流温度下的最长时间：NOT SPECIFIED宽度：7.5 mm
uPs/uCs/外围集成电路类型：CLOCK GENERATOR, PROCESSOR SPECIFIC

CDC921DL 数据手册

 浏览型号CDC921DL的Datasheet PDF文件第2页浏览型号CDC921DL的Datasheet PDF文件第3页浏览型号CDC921DL的Datasheet PDF文件第4页浏览型号CDC921DL的Datasheet PDF文件第5页浏览型号CDC921DL的Datasheet PDF文件第6页浏览型号CDC921DL的Datasheet PDF文件第7页 
CDC921  
133-MHz CLOCK SYNTHESIZER/DRIVER FOR PC MOTHERBOARDS  
WITH 3-STATE OUTPUTS  
SCAS623 –MAY 27, 1999  
DL PACKAGE  
(TOP VIEW)  
Generates Clocks for Pentium III Class  
Microprocessors  
Supports a Single Pentium III  
Microprocessor  
REF0  
REF1  
3.3V  
GND  
2.5V  
1
48  
47  
46  
45  
44  
43  
V
2
DD  
Uses a 14.318 MHz Crystal Input to  
Generate Multiple Output Frequencies  
V
V
APIC  
GND  
3
DD  
XIN  
XOUT  
GND  
PCI0  
PCI1  
3.3V  
4
Includes Spread Spectrum Clocking (SSC),  
0.5% Downspread for Reduced EMI  
Performance  
V
2.5V  
5
DD  
CPU_DIV2  
6
7
42 GND  
41 2.5V  
40 CPU2  
Power Management Control Terminals  
8
V
DD  
9
Low Output Skew and Jitter for Clock  
Distribution  
DD  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
28  
27  
26  
25  
PCI2  
PCI3  
PCI4  
PCI5  
GND  
PCI6  
PCI7  
GND  
2.5V  
V
DD  
Operates from Dual 2.5-V and 3.3-V  
Supplies  
CPU1  
CPU0  
GND  
Generates the Following Clocks:  
– 3 CPU (2.5 V, 100/133 MHz)  
– 10 PCI (3.3 V, 33.3 MHz)  
– 1 CPU/2 (2.5 V, 50/66 MHz)  
– 1 APIC (2.5 V, 16.67 MHz)  
– 3 3V66 (3.3 V, 66 MHz)  
V
3.3V  
DD  
GND  
V
3.3V  
PWR_DWN  
SPREAD  
SEL1  
DD  
PCI8  
PCI9  
GND  
– 2 REF (3.3 V, 14.318 MHz)  
– 1 48MHz (3.3 V, 48 MHz)  
SEL0  
3V66(0)  
3V66(1)  
3V66(2)  
V
3.3V  
DD  
Packaged in 48-Pin SSOP Package  
48MHz  
Designed for Use with TI’s Direct Rambus  
Clock Generators (CDCR81, CDCR82,  
CDCR83)  
GND  
V
3.3V  
SEL133/100  
DD  
description  
The CDC921 is a clock synthesizer/driver that generates CPU, CPU_DIV2, 3V66, PCI, APIC, 48MHz, and REF  
system clock signals to support computer systems with a single Pentium III class microprocessor.  
All output frequencies are generated from a 14.318-MHz crystal input. Instead of a crystal, a reference clock  
input can be provided at the XIN input. Two phase-locked loops (PLLs) are used to generate the host  
frequencies and the 48-MHz clock frequency. On-chip loop filters and internal feedback eliminate the need for  
external components.  
The host and PCI clock outputs provide low-skew and low-jitter clock signals for reliable clock operation. All  
outputs have 3-state capability, which can be selected via control inputs SEL0, SEL1, and SEL133/100.  
The 48MHz clock can be independently disabled via the control inputs SEL0, SEL1, and SEL133/100. In this  
state, the 48-MHz PLL is disabled and the 48MHz clock is driven to high impedance to reduce component jitter.  
The outputs are either 3.3-V or 2.5-V single-ended CMOS buffers. With a logic high-level on the PWR_DWN  
terminal, the device operates normally, but when a logical low-level input is applied, the device powers down  
completely with the outputs in a low-level output state.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Intel and Pentium III are trademarks of Intel Corporation.  
Direct Rambus and Rambus are trademarks of Rambus Inc.  
Copyright 1999, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...17

中文翻译

下载PDF

与CDC921DL相关器件

型号 品牌 获取价格 描述 数据表
CDC922 TI

获取价格

 		133-MHz CLOCK SYNTHESIZER/DRIVER FOR PC MOTHERBOARDS WITH 3-STATE OUTPUTS
CDC922_06 TI

获取价格

 		133MHz CLOCK SYNTHESIZER/DRIVER
CDC922DL TI

获取价格

 		133-MHz CLOCK SYNTHESIZER/DRIVER FOR PC MOTHERBOARDS WITH 3-STATE OUTPUTS
CDC922DLR TI

获取价格

 		133MHz CLOCK SYNTHESIZER/DRIVER
CDC924 TI

获取价格

 		133-MHz CLOCK SYNTHESIZER/DRIVER FOR PC MOTHERBOARDS WITH 3-STATE OUTPUTS
CDC924DL TI

获取价格

 		133-MHz CLOCK SYNTHESIZER/DRIVER FOR PC MOTHERBOARDS WITH 3-STATE OUTPUTS
CDC924DLG4 TI

获取价格

 		PC Motherboard 133-MHz Clock Synthesizer w/3-state Outputs 56-SSOP
CDC924DLR TI

获取价格

 		PC Motherboard 133-MHz Clock Synthesizer w/3-state Outputs 56-SSOP
CDC925 TI

获取价格

 		133-MHz CLOCK SYNTHESIZER/DRIVER FOR PC MOTHERBOARDS WITH 3-STATE OUTPUTS
CDC925_08 TI

获取价格

 		133MHz CLOCK SYNTHESIZER/DRIVER FOR PC MOTHERBOARDS

与CDC921DL相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证