5秒后页面跳转
CD74HCT259M PDF预览

CD74HCT259M

更新时间: 2024-11-19 23:04:31
品牌 Logo 应用领域
德州仪器 - TI 触发器锁存器逻辑集成电路光电二极管
页数 文件大小 规格书
9页 65K
描述
High Speed CMOS Logic 8-Bit Addressable Latch

CD74HCT259M 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Active零件包装代码:SOIC
包装说明:SOP, SOP16,.25针数:16
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:1 week
风险等级:0.65Samacsys Confidence:3
Samacsys Status:ReleasedSamacsys PartID:413996
Samacsys Pin Count:16Samacsys Part Category:Integrated Circuit
Samacsys Package Category:Small Outline PackagesSamacsys Footprint Name:SOIC d package
Samacsys Released Date:2017-01-12 12:59:53Is Samacsys:N
其他特性:1:8 DMUX FOLLOWED BY LATCH系列:HCT
JESD-30 代码:R-PDSO-G16JESD-609代码:e4
长度:9.9 mm负载电容(CL):50 pF
逻辑集成电路类型:D LATCH最大I(ol):0.004 A
湿度敏感等级:1位数:8
功能数量:1端子数量:16
最高工作温度:125 °C最低工作温度:-55 °C
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP16,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
包装方法:TUBE峰值回流温度(摄氏度):260
电源:5 V最大电源电流(ICC):0.08 mA
Prop。Delay @ Nom-Sup:49 ns传播延迟(tpd):57 ns
认证状态:Not Qualified施密特触发器:No
座面最大高度:1.75 mm子类别:FF/Latch
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:MILITARY
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED触发器类型:LOW LEVEL
宽度:3.91 mmBase Number Matches:1

CD74HCT259M 数据手册

 浏览型号CD74HCT259M的Datasheet PDF文件第2页浏览型号CD74HCT259M的Datasheet PDF文件第3页浏览型号CD74HCT259M的Datasheet PDF文件第4页浏览型号CD74HCT259M的Datasheet PDF文件第5页浏览型号CD74HCT259M的Datasheet PDF文件第6页浏览型号CD74HCT259M的Datasheet PDF文件第7页 
CD74HC259,  
CD74HCT259  
Data sheet acquired from Harris Semiconductor  
SCHS173  
High Speed CMOS Logic  
8-Bit Addressable Latch  
November 1997  
Features  
Description  
• Buffered Inputs and Outputs  
• Four Operating Modes  
• Typical Propagation Delay of 15ns at V  
The Harris CD74HC259 and CD74HCT259 Addressable  
Latch features the low-power consumption associated with  
CMOS circuitry and has speeds comparable to low-power  
Schottky.  
[ /Title  
(CD74  
HC259  
,
CD74  
HCT25  
9)  
= 5V,  
CC  
o
C = 15pF, T = 25 C  
L
A
This latches three active modes and one reset mode. When  
both the Latch Enable (LE) and Master Reset (MR) inputs are  
low (8-line Demultiplexer mode) the output of the addressed  
latch follows the Data input and all other outputs are forced  
low. When both MR and LE are high (Memory Mode), all  
• Fanout (Over Temperature Range)  
- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads  
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads  
o
o
• Wide Operating Temperature Range . . . -55 C to 125 C outputs are isolated from the Data input, i.e., all latches hold  
the last data presented before the LE transition from low to  
high. A condition of LE low and MR high (Addressable Latch  
mode) allows the addressed latch’s output to follow the data  
input; all other latches are unaffected. The Reset mode (all  
outputs low) results when LE is high and MR is low.  
/Sub-  
ject  
• Balanced Propagation Delay and Transition Times  
• Significant Power Reduction Compared to LSTTL  
Logic ICs  
(High  
Speed  
CMOS  
Logic  
8-Bit  
Addres  
sable  
Latch)  
• HC Types  
- 2V to 6V Operation  
Ordering Information  
- High Noise Immunity: N = 30%, N = 30% of V  
IL IH CC  
at V  
= 5V  
PKG.  
CC  
o
PART NUMBER TEMP. RANGE ( C) PACKAGE  
NO.  
E16.3  
E16.3  
• HCT Types  
CD74HC259E  
CD74HCT259E  
CD74HC259M  
CD74HCT259M  
NOTES:  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
16 Ld PDIP  
16 Ld PDIP  
- 4.5V to 5.5V Operation  
- Direct LSTTL Input Logic Compatibility,  
V = 0.8V (Max), V = 2V (Min)  
IL IH  
16 Ld SOIC M16.15  
16 Ld SOIC M16.15  
- CMOS Input Compatibility, I 1µA at V , V  
OL OH  
l
1. When ordering, use the entire part number. Add the suffix 96 to  
obtain the variant in the tape and reel.  
2. Wafer or die for this part number is available which meets all elec-  
trical specifications. Please contact your local sales office or  
Harris customer service for ordering information.  
Pinout  
CD74HC259, CD74HCT259  
(PDIP, SOIC)  
TOP VIEW  
A0  
A1  
1
2
3
4
5
6
7
8
16 V  
CC  
15 MR  
14 LE  
13 D  
A2  
Q0  
Q1  
12 Q7  
11 Q6  
10 Q5  
Q2  
Q3  
9
Q4  
GND  
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.  
File Number 1727.1  
Copyright © Harris Corporation 1997  
1

CD74HCT259M 替代型号

型号 品牌 替代类型 描述 数据表
5962-8985201EA TI

完全替代

High-Speed CMOS Logic 8-Bit Addressable Latch
CD54HCT259F3A TI

完全替代

High-Speed CMOS Logic 8-Bit Addressable Latch
CD74HC259M TI

类似代替

High Speed CMOS Logic 8-Bit Addressable Latch

与CD74HCT259M相关器件

型号 品牌 获取价格 描述 数据表
CD74HCT259M96 TI

获取价格

High-Speed CMOS Logic 8-Bit Addressable Latch
CD74HCT259M96E4 TI

获取价格

High-Speed CMOS Logic 8-Bit Addressable Latch
CD74HCT259M96G4 TI

获取价格

High-Speed CMOS Logic 8-Bit Addressable Latch
CD74HCT259ME4 TI

获取价格

High-Speed CMOS Logic 8-Bit Addressable Latch
CD74HCT259MG4 TI

获取价格

High-Speed CMOS Logic 8-Bit Addressable Latch
CD74HCT259MT TI

获取价格

High-Speed CMOS Logic 8-Bit Addressable Latch
CD74HCT259MTE4 TI

获取价格

High-Speed CMOS Logic 8-Bit Addressable Latch
CD74HCT259MTG4 TI

获取价格

High-Speed CMOS Logic 8-Bit Addressable Latch
CD74HCT27 TI

获取价格

High Speed CMOS Logic Triple 3-Input NOR Gate
CD74HCT273 TI

获取价格

High Speed CMOS Logic Octal D-Type Flip-Flop with Reset