Datasheet > CD54HCT259F3A

CD54HCT259F3A

更新时间： 2024-11-01 22:17:43

品牌	Logo	应用领域
德州仪器 - TI		锁存器
页数	文件大小	规格书
12页	271K
描述
High-Speed CMOS Logic 8-Bit Addressable Latch

阅读下载

中文翻译

获取价格

数据手册
替代型号

如果您发现信息不准确，欢迎纠错

CD54HCT259F3A 数据手册

CD54HC259, CD74HC259,

CD54HCT259, CD74HCT259

Data sheet acquired from Harris Semiconductor

SCHS173C

High-Speed CMOS Logic

8-Bit Addressable Latch

November 1997 - Revised October 2003

Features

Description

• Buffered Inputs and Outputs

• Four Operating Modes

• Typical Propagation Delay of 15ns at V

The ’HC259 and ’HCT259 Addressable Latch features the

low-power consumption associated with CMOS circuitry and

has speeds comparable to low-power Schottky.

[ /Title

(CD74

HC259

CD74

HCT25

= 5V,

This latches three active modes and one reset mode. When

both the Latch Enable (LE) and Master Reset (MR) inputs are

low (8-line Demultiplexer mode) the output of the addressed

latch follows the Data input and all other outputs are forced

low. When both MR and LE are high (Memory Mode), all

outputs are isolated from the Data input, i.e., all latches hold

C = 15pF, T = 25 C

• Fanout (Over Temperature Range)

- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads

- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads

• Wide Operating Temperature Range . . . -55 C to 125 C the last data presented before the LE transition from low to

high. A condition of LE low and MR high (Addressable Latch

mode) allows the addressed latch’s output to follow the data

input; all other latches are unaffected. The Reset mode (all

outputs low) results when LE is high and MR is low.

/Sub-

ject

• Balanced Propagation Delay and Transition Times

• Signiﬁcant Power Reduction Compared to LSTTL

Logic ICs

(High

Speed

CMOS

Logic

8-Bit

Addres

sable

Latch)

• HC Types

Ordering Information

- 2V to 6V Operation

- High Noise Immunity: N = 30%, N = 30% of V

TEMP. RANGE

PART NUMBER

CD54HC259F3A

CD54HCT259F3A

CD74HC259E

( C)

PACKAGE

16 Ld CERDIP

16 Ld PDIP

16 Ld SOIC

16 Ld PDIP

16 Ld SOIC

at V

= 5V

• HCT Types

-55 to 125

- 4.5V to 5.5V Operation

- Direct LSTTL Input Logic Compatibility,

V = 0.8V (Max), V = 2V (Min)

IL IH

- CMOS Input Compatibility, I ≤ 1µA at V , V

OL OH

CD74HC259M

CD74HC259MT

CD74HC259M96

CD74HCT259E

CD74HCT259M

CD74HCT259MT

CD74HCT259M96

NOTE: When ordering, use the entire part number. The sufﬁx 96

denotes tape and reel. The sufﬁx T denotes a small-quantity reel

of 250.

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.

12 3 4 5 6 7...12

中文翻译

下载PDF

CD54HCT259F3A 替代型号

型号	品牌	替代类型	描述	数据表
CD74HCT259M	TI	完全替代	High Speed CMOS Logic 8-Bit Addressable Latch
CD74HCT259E	TI	完全替代	High Speed CMOS Logic 8-Bit Addressable Latch
CD74HCT259M96	TI	完全替代	High-Speed CMOS Logic 8-Bit Addressable Latch

与CD54HCT259F3A相关器件

型号	品牌	获取价格	描述	数据表
CD54HCT259H/3	RENESAS	获取价格	HCT SERIES, LOW LEVEL TRIGGERED D LATCH, TRUE OUTPUT, UUC16
CD54HCT259H/3A	RENESAS	获取价格	HCT SERIES, LOW LEVEL TRIGGERED D LATCH, TRUE OUTPUT, UUC16
CD54HCT259M	ETC	获取价格	Logic IC
CD54HCT27	TI	获取价格	High-Speed CMOS Logic Triple 3-Input NOR Gate
CD54HCT273	TI	获取价格	High-Speed CMOS Logic Octal D-Type Flip-Flop with Reset
CD54HCT273E	ETC	获取价格	Logic IC
CD54HCT273EN	ETC	获取价格	Logic IC
CD54HCT273F	TI	获取价格	High-Speed CMOS Logic Octal D-Type Flip-Flop with Reset
CD54HCT273F3A	TI	获取价格	High-Speed CMOS Logic Octal D-Type Flip-Flop with Reset
CD54HCT273F3A	RENESAS	获取价格	HCT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CDIP20

与CD54HCT259F3A相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

5
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

2
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

23
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

24

产品中心

服务支持

精选活动

关于我们

帮助中心

CD54HCT259F3A

CD54HCT259F3A 数据手册

CD54HCT259F3A 替代型号

与CD54HCT259F3A相关器件

与CD54HCT259F3A相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CD54HCT259F3A

CD54HCT259F3A 数据手册

CD54HCT259F3A 替代型号

与CD54HCT259F3A相关器件

与CD54HCT259F3A相关文章

您还可以找

您在本页遇到什么问题？