5秒后页面跳转
CD54HCT27 PDF预览

CD54HCT27

更新时间: 2024-11-19 21:58:51
品牌 Logo 应用领域
德州仪器 - TI
页数 文件大小 规格书
10页 265K
描述
High-Speed CMOS Logic Triple 3-Input NOR Gate

CD54HCT27 数据手册

 浏览型号CD54HCT27的Datasheet PDF文件第2页浏览型号CD54HCT27的Datasheet PDF文件第3页浏览型号CD54HCT27的Datasheet PDF文件第4页浏览型号CD54HCT27的Datasheet PDF文件第5页浏览型号CD54HCT27的Datasheet PDF文件第6页浏览型号CD54HCT27的Datasheet PDF文件第7页 
CD54HC27, CD74HC27,  
CD54HCT27, CD74HCT27  
Data sheet acquired from Harris Semiconductor  
SCHS132C  
High-Speed CMOS Logic  
Triple 3-Input NOR Gate  
August 1997 - Revised September 2003  
Features  
Description  
• Buffered Inputs  
The ’HC27 and ’HCT27 logic gates utilize silicon gate CMOS  
technology to achieve operating speeds similar to LSTTL  
gates with the low power consumption of standard CMOS  
integrated circuits. All devices have the ability to drive 10  
LSTTL loads. The HCT logic family is functionally pin  
compatible with the standard LS logic family.  
• Typical Propagation Delay: 7ns at V  
o
= 5V,  
[ /Title  
(CD74  
HC27,  
CD74  
HCT27  
)
/Sub-  
ject  
(High  
Speed  
CMOS  
Logic  
CC  
C = 15pF, T = 25 C  
L
A
• Fanout (Over Temperature Range)  
- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads  
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads  
Ordering Information  
o
o
• Wide Operating Temperature Range . . . -55 C to 125 C  
• Balanced Propagation Delay and Transition Times  
TEMP. RANGE  
o
PART NUMBER  
CD54HC27F3A  
CD54HCT27F3A  
CD74HC27E  
( C)  
PACKAGE  
14 Ld CERDIP  
14 Ld CERDIP  
14 Ld PDIP  
14 Ld SOIC  
14 Ld SOIC  
14 Ld SOIC  
14 Ld PDIP  
14 Ld SOIC  
14 Ld SOIC  
14 Ld SOIC  
• Significant Power Reduction Compared to LSTTL  
Logic ICs  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
• HC Types  
- 2V to 6V Operation  
- High Noise Immunity: N = 30%, N = 30% of V  
IL IH CC  
CD74HC27M  
at V  
= 5V  
CC  
CD74HC27MT  
CD74HC27M96  
CD74HCT27E  
CD74HCT27M  
CD74HCT27MT  
CD74HCT27M96  
• HCT Types  
- 4.5V to 5.5V Operation  
- Direct LSTTL Input Logic Compatibility,  
V = 0.8V (Max), V = 2V (Min)  
IL IH  
- CMOS Input Compatibility, I 1µA at V , V  
OL OH  
l
NOTE: When ordering, use the entire part number. The suffix 96  
denotes tape and reel. The suffix T denotes a small-quantity reel  
of 250.  
Pinout  
CD54HC27, CD54HCT27  
(CERDIP)  
CD74HC27, CD74HCT27  
(PDIP, SOIC)  
TOP VIEW  
1A  
1B  
1
2
3
4
5
6
7
14 V  
CC  
13 1C  
12 1Y  
11 3C  
10 3B  
2A  
2B  
2C  
2Y  
9
8
3A  
3Y  
GND  
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.  
Copyright © 2003, Texas Instruments Incorporated  
1

与CD54HCT27相关器件

型号 品牌 获取价格 描述 数据表
CD54HCT273 TI

获取价格

High-Speed CMOS Logic Octal D-Type Flip-Flop with Reset
CD54HCT273E ETC

获取价格

Logic IC
CD54HCT273EN ETC

获取价格

Logic IC
CD54HCT273F TI

获取价格

High-Speed CMOS Logic Octal D-Type Flip-Flop with Reset
CD54HCT273F3A TI

获取价格

High-Speed CMOS Logic Octal D-Type Flip-Flop with Reset
CD54HCT273F3A RENESAS

获取价格

HCT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CDIP20
CD54HCT273H RENESAS

获取价格

CD54HCT273H
CD54HCT273H/3A RENESAS

获取价格

HCT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, UUC20
CD54HCT273M ETC

获取价格

Logic IC
CD54HCT27E ETC

获取价格

Logic IC