5秒后页面跳转
CD74HC08-Q1 PDF预览

CD74HC08-Q1

更新时间: 2024-01-06 02:25:48
品牌 Logo 应用领域
德州仪器 - TI 输入元件
页数 文件大小 规格书
7页 151K
描述
QUADRUPLE 2-INPUT POSITIVE-AND GATE

CD74HC08-Q1 数据手册

 浏览型号CD74HC08-Q1的Datasheet PDF文件第2页浏览型号CD74HC08-Q1的Datasheet PDF文件第3页浏览型号CD74HC08-Q1的Datasheet PDF文件第4页浏览型号CD74HC08-Q1的Datasheet PDF文件第5页浏览型号CD74HC08-Q1的Datasheet PDF文件第6页浏览型号CD74HC08-Q1的Datasheet PDF文件第7页 
CD74HC08-Q1  
QUADRUPLE 2-INPUT POSITIVE-AND GATE  
SCLS512A − JULY 2003 − REVISED FEBRUARY 2008  
D
D
Qualified for Automotive Applications  
D
D
D
2-V to 6-V V Operation  
CC  
ESD Protection Exceeds 2000 V Per  
MIL-STD-883, Method 3015; Exceeds 200 V  
Using Machine Model (C = 200 pF, R = 0)  
High Noise Immunity N or N = 30% of  
IL  
IH  
V at V = 5 V  
CC CC  
CMOS Input Compatibility, I 1 µA at V  
,
l
OL  
D
D
D
Buffered Inputs  
V
OH  
Typical Propagation Delay 7 ns  
at V = 5 V, C = 15 pF, T = 25°C  
M PACKAGE  
(TOP VIEW)  
CC  
L
A
Fanout (Over Temperature Range)  
− Standard Outputs . . . 10 LSTTL Loads  
− Bus Driver Outputs . . . 15 LSTTL Loads  
1
2
3
4
5
6
7
1A  
1B  
1Y  
2A  
2B  
VCC  
13 4B  
12  
11  
10  
9
14  
D
D
D
Extended Temperature Performance of  
−40°C to 125°C  
Balanced Propagation Delay and Transition  
Times  
4A  
4Y  
3B  
3A  
3Y  
2Y  
GND  
Significant Power Reduction, Compared to  
LSTTL Logic ICs  
8
description/ordering information  
The CD74HC08 logic gates utilize silicon-gate CMOS technology to achieve operating speeds similar to LSTTL  
gates, with the low power consumption of standard CMOS integrated circuits. The device can drive 10 LSTTL  
loads.  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
T
A
PACKAGE  
−40°C to 125°C  
SOIC − M  
Tape and reel  
CD74HC08QM96Q1  
HC08Q  
For the most current package and ordering information, see the Package Option Addendum at the end of this  
document, or see the TI web site at http://www.ti.com.  
Package drawings, thermal data, and symbolization are available at http://www.ti.com/packaging.  
FUNCTION TABLE  
(each gate)  
INPUTS  
OUTPUT  
Y
A
B
H
X
L
H
L
H
L
L
X
logic diagram (positive logic)  
A
B
Y
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2008, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

CD74HC08-Q1 替代型号

型号 品牌 替代类型 描述 数据表
CD74HC08-EP TI

功能相似

QUADRUPLE 2-INPUT POSITIVE-AND GATES
CD74HC08 TI

功能相似

High-Speed CMOS Logic Quad 2-Input AND Gate
CD54HC08 TI

功能相似

High-Speed CMOS Logic Quad 2-Input AND Gate

与CD74HC08-Q1相关器件

型号 品牌 获取价格 描述 数据表
CD74HC08QM96EP TI

获取价格

QUADRUPLE 2-INPUT POSITIVE-AND GATES
CD74HC08QM96G4Q1 TI

获取价格

QUADRUPLE 2-INPUT POSITIVE-AND GATE
CD74HC08QM96Q1 TI

获取价格

QUADRUPLE 2-INPUT POSITIVE-AND GATE
CD74HC10 TI

获取价格

High Speed CMOS Logic Triple 3-Input NAND Gate
CD74HC107 TI

获取价格

Dual J-K Flip-Flop with Reset Negative-Edge Trigger
CD74HC107E TI

获取价格

Dual J-K Flip-Flop with Reset Negative-Edge Trigger
CD74HC107EE4 TI

获取价格

Dual J-K Flip-Flop with Reset Negative-Edge Trigger
CD74HC107EN ETC

获取价格

Logic IC
CD74HC107EX RENESAS

获取价格

IC,FLIP-FLOP,DUAL,J/K TYPE,HC-CMOS,DIP,14PIN,PLASTIC
CD74HC107EX ROCHESTER

获取价格

HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP14