CD74HC109EE4

更新时间： 2024-11-01 05:18:11

品牌	Logo	应用领域
德州仪器 - TI		触发器
页数	文件大小	规格书
16页	348K
描述
Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger

阅读下载

中文翻译

获取价格

数据手册
替代型号

如果您发现信息不准确，欢迎纠错

CD74HC109EE4 数据手册

CD54HC109, CD74HC109,

CD54HCT109, CD74HCT109

Data sheet acquired from Harris Semiconductor

SCHS140E

Dual J-K Flip-Flop with Set and Reset

Positive-Edge Trigger

March 1998 - Revised October 2003

Features

Description

• Asynchronous Set and Reset

• Schmitt Trigger Clock Inputs

The ’HC109 and ’HCT109 are dual J-K ﬂip-ﬂops with set and

reset. The ﬂip-ﬂop changes state with the positive transition

of Clock (1CP and 2CP).

[ /Title

(CD74H

C109,

CD74H

CT109)

/Subject

(Dual J-

K Flip-

Flop

• Typical f

MAX

= 54MHz at V = 5V, C = 15pF,

CC L

The ﬂip-ﬂop is set and reset by active-low S and R,

respectively. A low on both the set and reset inputs

simultaneously will force both Q and Q outputs high.

However, both set and reset going high simultaneously

results in an unpredictable output condition.

T = 25 C

• Fanout (Over Temperature Range)

- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads

- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads

Ordering Information

• Wide Operating Temperature Range . . . -55 C to 125 C

• Balanced Propagation Delay and Transition Times

TEMP. RANGE

PART NUMBER

CD54HC109F3A

CD54HCT109F3A

CD74HC109E

( C)

PACKAGE

16 Ld CERDIP

16 Ld PDIP

16 Ld SOIC

16 Ld PDIP

16 Ld SOIC

• Signiﬁcant Power Reduction Compared to LSTTL

Logic ICs

with Set

and

Reset

-55 to 125

• HC Types

- 2V to 6V Operation

- High Noise Immunity: N = 30%, N = 30% of V

IL IH CC

CD74HC109M

at V

= 5V

CD74HC109MT

CD74HC109M96

CD74HCT109E

CD74HCT109M

CD74HCT109MT

CD74HCT109M96

• HCT Types

- 4.5V to 5.5V Operation

- Direct LSTTL Input Logic Compatibility,

V = 0.8V (Max), V = 2V (Min)

IL IH

- CMOS Input Compatibility, I ≤ 1µA at V , V

OL OH

Pinout

NOTE: When ordering, use the entire part number. The sufﬁx 96

denotes tape and reel. The sufﬁx T denotes a small-quantity reel of

250.

CD54HC109, CD54HCT109

(CERDIP)

CD74HC109, CD74HCT109

(PDIP, SOIC)

TOP VIEW

16 V

15 2R

14 2J

13 2K

12 2CP

11 2S

10 2Q

1CP

GND

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.

12 3 4 5 6 7...16

中文翻译

下载PDF

CD74HC109EE4 替代型号

型号	品牌	替代类型	描述	数据表
74HC109N,652	NXP	功能相似	74HC(T)109 - Dual JK flip-flop with set and reset; positive-edge trigger DIP 16-Pin

与CD74HC109EE4相关器件

型号	品牌	获取价格	描述	数据表
CD74HC109EN	ETC	获取价格	Logic IC
CD74HC109EX	RENESAS	获取价格	IC,FLIP-FLOP,DUAL,J/K TYPE,HC-CMOS,DIP,16PIN,PLASTIC
CD74HC109F	ETC	获取价格	Logic IC
CD74HC109H	ETC	获取价格	J-K-Type Flip-Flop
CD74HC109M	TI	获取价格	Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger
CD74HC109M96	TI	获取价格	Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger
CD74HC109M96E4	TI	获取价格	Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger
CD74HC109M96G4	TI	获取价格	Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger
CD74HC109ME4	TI	获取价格	Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger
CD74HC109MG4	TI	获取价格	Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger

与CD74HC109EE4相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

4
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

2
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

23
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

24

产品中心

服务支持

精选活动

关于我们

帮助中心

CD74HC109EE4

CD74HC109EE4 数据手册

CD74HC109EE4 替代型号

与CD74HC109EE4相关器件

与CD74HC109EE4相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CD74HC109EE4

CD74HC109EE4 数据手册

CD74HC109EE4 替代型号

与CD74HC109EE4相关器件

与CD74HC109EE4相关文章

您还可以找

您在本页遇到什么问题？