5秒后页面跳转
BS62LV2008SCP55 PDF预览

BS62LV2008SCP55

更新时间: 2024-09-13 23:00:35
品牌 Logo 应用领域
BSI 静态存储器
页数 文件大小 规格书
9页 319K
描述
Very Low Power/Voltage CMOS SRAM 256K X 8 bit

BS62LV2008SCP55 技术参数

是否Rohs认证: 符合生命周期:Obsolete
包装说明:SOP, SOP32,.56Reach Compliance Code:unknown
风险等级:5.84最长访问时间:55 ns
I/O 类型:COMMONJESD-30 代码:R-PDSO-G32
长度:20.447 mm内存密度:2097152 bit
内存集成电路类型:STANDARD SRAM内存宽度:8
湿度敏感等级:3功能数量:1
端子数量:32字数:262144 words
字数代码:256000工作模式:ASYNCHRONOUS
最高工作温度:70 °C最低工作温度:
组织:256KX8输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP32,.56封装形状:RECTANGULAR
封装形式:SMALL OUTLINE并行/串行:PARALLEL
电源:5 V认证状态:Not Qualified
座面最大高度:2.997 mm最大待机电流:0.000001 A
最小待机电流:1.5 V子类别:SRAMs
最大压摆率:0.053 mA最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
宽度:11.303 mmBase Number Matches:1

BS62LV2008SCP55 数据手册

 浏览型号BS62LV2008SCP55的Datasheet PDF文件第2页浏览型号BS62LV2008SCP55的Datasheet PDF文件第3页浏览型号BS62LV2008SCP55的Datasheet PDF文件第4页浏览型号BS62LV2008SCP55的Datasheet PDF文件第5页浏览型号BS62LV2008SCP55的Datasheet PDF文件第6页浏览型号BS62LV2008SCP55的Datasheet PDF文件第7页 
Very Low Power/Voltage CMOS SRAM  
256K X 8 bit  
BSI  
BS62LV2008  
„ FEATURES  
„ DESCRIPTION  
• Vcc operation voltage : 4.5V ~ 5.5V  
• Very low power consumption :  
The BS62LV2008 is a high performance, very low power CMOS  
Static Random Access Memory organized as 262,144 words by 8 bits  
and operates from a range of 4.5V to 5.5V supply voltage.  
Advanced CMOS technology and circuit techniques provide both high  
speed and low power features with a typical CMOS standby current of  
1.0uA at 5.0V/25oC and maximum access time of 55ns at 5.0V/85oC.  
Easy memory expansion is provided by an active LOW chip  
enable (CE1), an active HIGH chip enable (CE2), and active LOW  
output enable (OE) and three-state output drivers.  
Vcc = 5.0V C-grade: 53mA (@55ns) operating current  
I -grade: 55mA (@55ns) operating current  
C-grade: 43mA (@70ns) operating current  
I -grade: 45mA (@70ns) operating current  
1.0uA(Typ.) CMOS standbycurrent  
• High speed access time :  
-55  
-70  
55ns  
70ns  
The BS62LV2008 has an automatic power down feature, reducing the  
power consumption significantly when chip is deselected.  
The BS62LV2008 is available in DICE form, JEDEC standard 32 pin  
450mil Plastic SOP, 8mmx13.4mm STSOP and 8mmx20mm TSOP.  
• Automatic power down when chip is deselected  
• Three state outputs and TTL compatible  
• Fully static operation  
• Data retention supply voltage as low as 1.5V  
• Easy expansion with CE2, CE1, and OE options  
„ PRODUCT FAMILY  
POWER DISSIPATION  
SPEED  
( ns )  
STANDBY  
Operating  
PRODUCT  
FAMILY  
OPERATING  
TEMPERATURE  
Vcc  
RANGE  
( ICCSB1, Max )  
( ICC, Max )  
PKG TYPE  
55ns: 4.5~5.5V  
70ns: 4.5~5.5V  
Vcc=5.0V  
Vcc=5.0V  
55ns  
70ns  
BS62LV2008DC  
BS62LV2008TC  
BS62LV2008STC  
BS62LV2008SC  
BS62LV2008DI  
BS62LV2008TI  
BS62LV2008STI  
BS62LV2016SI  
DICE  
TSOP-32  
STSOP-32  
SOP-32  
DICE  
TSOP-32  
STSOP-32  
SOP-32  
+0 O C to +70O  
-40 O C to +85O  
C
C
4.5V ~5.5V  
4.5V ~ 5.5V  
55/70  
55/70  
53mA  
55mA  
10uA  
43mA  
30uA  
45mA  
„ BLOCK DIAGRAM  
„ PIN CONFIGURATIONS  
1
2
3
4
5
6
7
8
32  
31  
30  
29  
28  
27  
26  
25  
24  
23  
22  
21  
20  
19  
18  
17  
A11  
A9  
A8  
OE  
A10  
CE1  
DQ7  
DQ6  
DQ5  
DQ4  
DQ3  
GND  
DQ2  
DQ1  
DQ0  
A0  
A13  
A17  
A13  
WE  
CE2  
A15  
VCC  
A17  
A16  
A14  
A12  
A7  
A15  
A16  
A14  
Address  
Memory Array  
20  
1024  
BS62LV2008TC  
BS62LV2008STC  
BS62LV2008TI  
BS62LV2008STI  
Row  
Input  
A12  
A7  
A6  
A5  
A4  
9
1024 x 2048  
Decoder  
Buffer  
10  
11  
12  
13  
14  
15  
16  
A6  
A5  
A4  
A1  
A2  
A3  
2048  
DQ0  
DQ1  
DQ2  
DQ3  
DQ4  
DQ5  
DQ6  
DQ7  
8
Data  
Input  
Buffer  
8
Column I/O  
Write Driver  
Sense Amp  
A17  
A16  
A14  
A12  
A7  
1
VCC  
A15  
CE2  
WE  
32  
8
2
31  
30  
29  
28  
27  
26  
25  
24  
23  
22  
21  
20  
19  
18  
17  
8
Data  
Output  
Buffer  
3
256  
4
5
A13  
A8  
Column Decoder  
16  
A6  
6
A5  
7
A9  
BS62LV2008SC  
BS62LV2008SI  
A4  
8
A11  
OE  
CE1  
CE2  
A3  
9
Control  
Address Input Buffer  
A2  
10  
11  
12  
13  
14  
15  
16  
A10  
CE1  
DQ7  
DQ6  
DQ5  
DQ4  
DQ3  
WE  
OE  
Vdd  
Gnd  
A1  
A0  
DQ0  
DQ1  
DQ2  
GND  
A9 A8 A3 A2 A1 A0 A10  
A11  
Brilliance Semiconductor, Inc. reserves the right to modify document contents without notice.  
Revision 1.1  
Jan. 2004  
R0201-BS62LV2008  
1

与BS62LV2008SCP55相关器件

型号 品牌 获取价格 描述 数据表
BS62LV2008SCP70 BSI

获取价格

Very Low Power/Voltage CMOS SRAM 256K X 8 bit
BS62LV2008SI55 BSI

获取价格

Standard SRAM, 256KX8, 55ns, CMOS, PDSO32
BS62LV2008SI-55 BSI

获取价格

Very Low Power/Voltage CMOS SRAM 256K X 8 bit
BS62LV2008SI70 BSI

获取价格

Standard SRAM, 256KX8, 70ns, CMOS, PDSO32
BS62LV2008SI-70 BSI

获取价格

Very Low Power/Voltage CMOS SRAM 256K X 8 bit
BS62LV2008SIG55 BSI

获取价格

Very Low Power/Voltage CMOS SRAM 256K X 8 bit
BS62LV2008SIG70 BSI

获取价格

Very Low Power/Voltage CMOS SRAM 256K X 8 bit
BS62LV2008SIP55 BSI

获取价格

Very Low Power/Voltage CMOS SRAM 256K X 8 bit
BS62LV2008SIP70 BSI

获取价格

Very Low Power/Voltage CMOS SRAM 256K X 8 bit
BS62LV2008STC BSI

获取价格

Very Low Power/Voltage CMOS SRAM 256K X 8 bit