Datasheet > BS62LV2007HCG70

BS62LV2007HCG70

更新时间： 2024-09-10 03:53:19

品牌	Logo	应用领域
BSI		静态存储器
页数	文件大小	规格书
8页	241K
描述
Standard SRAM, 256KX8, 70ns, CMOS, PBGA36

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

BS62LV2007HCG70 数据手册

Very Low Power/Voltage CMOS SRAM

256K X 8 bit

BS62LV2007

BSI

DESCRIPTION

FEATURES

The BS62LV2007 is a high performance , very low power CMOS

Static Random Access Memory organized as 262,144 words by 8 bits

and operates in a wide range of 2.4V to 5.5V supply voltage.

Advanced CMOS technology and circuit techniques provide both high

speed and low power features with a typical CMOS standby current of

0.1uA and maximum access time of 70ns in 3V operation.

Easy memory expansion is provided by an active LOW chip

enable (CE1), an active HIGH chip enable (CE2), and active LOW

output enable (OE) and three-state output drivers.

• Wide Vcc operation voltage : 2.4V ~ 5.5V

• Very low power consumption :

Vcc = 3.0V C-grade : 20mA (Max.) operating current

I- grade : 25mA (Max.) operating current

0.1uA (Typ.) CMOS standby current

Vcc = 5.0V C-grade : 35mA (Max.) operating current

I- grade : 40mA (Max.) operating current

0.6uA (Typ.) CMOS standby current

• High speed access time :

The BS62LV2007 has an automatic power down feature, reducing the

power consumption significantly when chip is deselected.

The BS62LV2007 is available in the JEDEC standard 36 ball Mini

BGA 6x8 mm.

-70

-10

70ns(Max.) at Vcc = 3.0V

100ns(Max.) at Vcc = 3.0V

• Automatic power down when chip is deselected

• Three state outputs and TTL compatible

• Fully static operation

• Data retention supply voltage as low as 1.5V

• Easy expansion with CE2, CE1, and OE options

PRODUCT FAMILY

POWER DISSIPATION

SPEED

(ns)

STANDBY

Operating

(I , Max)

PRODUCT

FAMILY

OPERATING

TEMPERATURE

Vcc

RANGE

PKG

TYPE

, Max)

CCSB1

Vcc=

3.0V

Vcc=

5.0V

Vcc=

3.0V

Vcc=

5.0V

Vcc=

3.0V

BS62LV2007HC

BS62LV2007HI

0 ^OC to +70 ^O

70/100

6 uA

0.7 uA

35 mA

20 mA

25 mA

BGA-36-

0608

2.4V ~5.5V

-40 ^OC to +85 ^O

25 uA

1.5 uA

40 mA

BLOCK DIAGRAM

PIN CONFIGURATIONS

A13

A17

A15

A16

A14

Address

Memory Array

1024 x 2048

1024

Row

Input

A12

Decoder

Buffer

2048

DQ0

DQ1

DQ2

DQ3

DQ4

DQ5

DQ6

DQ7

Data

Input

Buffer

Column I/O

Write Driver

Sense Amp

Data

Output

Buffer

256

Column Decoder

CE1

CE2

Control

Address Input Buffer

Vdd

Gnd

A9 A8 A3 A2 A1 A0 A10

A11

Brilliance Semiconductor, Inc. reserves the right to modify document contents without notice.

Revision 2.1

Jan. 2004

R0201-BS62LV2007

12 3 4 5 6 7 8

中文翻译

下载PDF

与BS62LV2007HCG70相关器件

型号	品牌	获取价格	描述	数据表
BS62LV2007HCP10	BSI	获取价格	Standard SRAM, 256KX8, 100ns, CMOS, PBGA36, MINIBGA-36
BS62LV2007HCP70	BSI	获取价格	Standard SRAM, 256KX8, 70ns, CMOS, PBGA36
BS62LV2007HI	BSI	获取价格	Very Low Power/Voltage CMOS SRAM 256K X 8 bit
BS62LV2007HI10	BSI	获取价格	Standard SRAM, 256KX8, 100ns, CMOS, PBGA36
BS62LV2007HI70	BSI	获取价格	Standard SRAM, 256KX8, 70ns, CMOS, PBGA36
BS62LV2007HIG10	BSI	获取价格	Standard SRAM, 256KX8, 100ns, CMOS, PBGA36, MINIBGA-36
BS62LV2007HIG70	BSI	获取价格	Standard SRAM, 256KX8, 70ns, CMOS, PBGA36
BS62LV2007HIP10	BSI	获取价格	Standard SRAM, 256KX8, 100ns, CMOS, PBGA36, MINIBGA-36
BS62LV2007HIP70	BSI	获取价格	Standard SRAM, 256KX8, 70ns, CMOS, PBGA36
BS62LV2008	BSI	获取价格	Very Low Power/Voltage CMOS SRAM 256K X 8 bit

与BS62LV2007HCG70相关文章

SL74HC10N：高性能三输入与非门解析
2024-09-03

65
AIC1781A 电池充电控制器深度解析
2024-09-03

55
Pickering新高压舌簧继电器亮相汽车测试博览会
2024-08-26

89
采用MCU+MPU双处理器架构实现的创新应用设计探索
2024-08-23

100

产品中心

服务支持

精选活动

关于我们

帮助中心

BS62LV2007HCG70

BS62LV2007HCG70 数据手册

与BS62LV2007HCG70相关器件

与BS62LV2007HCG70相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

BS62LV2007HCG70

BS62LV2007HCG70 数据手册

与BS62LV2007HCG70相关器件

与BS62LV2007HCG70相关文章

您还可以找

您在本页遇到什么问题？