5秒后页面跳转
BS616LV1611FC70 PDF预览

BS616LV1611FC70

更新时间: 2024-01-05 07:59:40
品牌 Logo 应用领域
BSI 静态存储器内存集成电路
页数 文件大小 规格书
11页 161K
描述
Standard SRAM, 1MX16, 70ns, CMOS, PBGA48

BS616LV1611FC70 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:FBGA, BGA48,6X8,30Reach Compliance Code:unknown
风险等级:5.92最长访问时间:70 ns
I/O 类型:COMMONJESD-30 代码:R-PBGA-B48
JESD-609代码:e0内存密度:16777216 bit
内存集成电路类型:STANDARD SRAM内存宽度:16
湿度敏感等级:3端子数量:48
字数:1048576 words字数代码:1000000
工作模式:ASYNCHRONOUS最高工作温度:70 °C
最低工作温度:组织:1MX16
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:FBGA封装等效代码:BGA48,6X8,30
封装形状:RECTANGULAR封装形式:GRID ARRAY, FINE PITCH
并行/串行:PARALLEL电源:3/5 V
认证状态:Not Qualified最小待机电流:1.5 V
子类别:SRAMs最大压摆率:0.09 mA
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:BALL端子节距:0.75 mm
端子位置:BOTTOMBase Number Matches:1

BS616LV1611FC70 数据手册

 浏览型号BS616LV1611FC70的Datasheet PDF文件第1页浏览型号BS616LV1611FC70的Datasheet PDF文件第2页浏览型号BS616LV1611FC70的Datasheet PDF文件第3页浏览型号BS616LV1611FC70的Datasheet PDF文件第5页浏览型号BS616LV1611FC70的Datasheet PDF文件第6页浏览型号BS616LV1611FC70的Datasheet PDF文件第7页 
BS616LV1611  
n DATA RETENTION CHARACTERISTICS (TA = -40OC to +85OC)  
SYMBOL  
VDR  
PARAMETER  
VCC for Data Retention  
Data Retention Current  
TEST CONDITIONS  
MIN.  
1.5  
--  
TYP. (1)  
MAX.  
UNITS  
CE1VCC-0.2V or CE20.2V,  
VINVCC-0.2V or VIN0.2V  
CE1VCC-0.2V or CE20.2V,  
VINVCC-0.2V or VIN0.2V  
--  
0.8  
--  
--  
8.0  
--  
V
(3)  
ICCDR  
uA  
ns  
ns  
Chip Deselect to Data  
Retention Time  
tCDR  
0
See Retention Waveform  
(2)  
tR  
Operation Recovery Time  
tRC  
--  
--  
1. VCC=1.5V, TA=25OC and not 100% tested.  
2. tRC = Read Cycle Time.  
3. ICCDR(Max.) is 6.0uA at TA=70OC.  
n LOW VCC DATA RETENTION WAVEFORM (1) (CE1 Controlled)  
Data Retention Mode  
V
DR1.5V  
VCC  
VCC  
VCC  
tCDR  
tR  
CE1VCC - 0.2V  
VIH  
VIH  
CE1  
n LOW VCC DATA RETENTION WAVEFORM (2) (CE2 Controlled)  
Data Retention Mode  
V
DR1.5V  
VCC  
VCC  
VCC  
tCDR  
tR  
CE20.2V  
CE2  
VIL  
VIL  
n AC TEST CONDITIONS  
n KEY TO SWITCHING WAVEFORMS  
(Test Load and Input/Output Reference)  
WAVEFORM  
INPUTS  
OUTPUTS  
Input Pulse Levels  
Vcc / 0V  
1V/ns  
MUST BE  
STEADY  
MUST BE  
STEADY  
Input Rise and Fall Times  
Input and Output Timing  
Reference Level  
0.5Vcc  
MAY CHANGE  
WILL BE CHANGE  
FROM HTO L”  
FROM HTO L”  
tCLZ, tOLZ, tCHZ, tOHZ, tWHZ  
CL = 5pF+1TTL  
CL = 30pF+1TTL  
Output Load  
Others  
MAY CHANGE  
WILL BE CHANGE  
FROM LTO H”  
FROM LTO H”  
ALL INPUT PULSES  
DONT CARE  
ANY CHANGE  
PERMITTED  
CHANGE :  
STATE UNKNOW  
VCC  
1 TTL  
90%  
90%  
Output  
10%  
10%  
GND  
CENTER LINE IS  
HIGH INPEDANCE  
OFFSTATE  
(1)  
®
¬
®
¬
DOES NOT  
APPLY  
CL  
Rise Time:  
1V/ns  
Fall Time:  
1V/ns  
1. Including jig and scope capacitance.  
Revision 2.3  
R0201-BS616LV1611  
4
May.  
2006  

与BS616LV1611FC70相关器件

型号 品牌 描述 获取价格 数据表
BS616LV1611FC-70 BSI Very Low Power/Voltage CMOS SRAM 1M X 16 bit

获取价格

BS616LV1611FCG55 BSI Very Low Power/Voltage CMOS SRAM 1M X 16 bit

获取价格

BS616LV1611FCG70 BSI Very Low Power/Voltage CMOS SRAM 1M X 16 bit

获取价格

BS616LV1611FCP55 BSI Very Low Power/Voltage CMOS SRAM 1M X 16 bit

获取价格

BS616LV1611FCP70 BSI Very Low Power/Voltage CMOS SRAM 1M X 16 bit

获取价格

BS616LV1611FI BSI Very Low Power/Voltage CMOS SRAM 1M X 16 bit

获取价格