5秒后页面跳转
BS616LV1611FIP70 PDF预览

BS616LV1611FIP70

更新时间: 2024-01-05 10:49:26
品牌 Logo 应用领域
BSI 存储内存集成电路静态存储器
页数 文件大小 规格书
8页 256K
描述
Very Low Power/Voltage CMOS SRAM 1M X 16 bit

BS616LV1611FIP70 技术参数

是否Rohs认证:符合生命周期:Obsolete
包装说明:FBGA, BGA48,6X8,30Reach Compliance Code:unknown
风险等级:5.84Is Samacsys:N
最长访问时间:70 nsI/O 类型:COMMON
JESD-30 代码:R-PBGA-B48内存密度:16777216 bit
内存集成电路类型:STANDARD SRAM内存宽度:16
湿度敏感等级:3端子数量:48
字数:1048576 words字数代码:1000000
工作模式:ASYNCHRONOUS最高工作温度:85 °C
最低工作温度:-40 °C组织:1MX16
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:FBGA封装等效代码:BGA48,6X8,30
封装形状:RECTANGULAR封装形式:GRID ARRAY, FINE PITCH
并行/串行:PARALLEL电源:3/5 V
认证状态:Not Qualified最小待机电流:1.5 V
子类别:SRAMs最大压摆率:0.092 mA
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子形式:BALL
端子节距:0.75 mm端子位置:BOTTOM
Base Number Matches:1

BS616LV1611FIP70 数据手册

 浏览型号BS616LV1611FIP70的Datasheet PDF文件第2页浏览型号BS616LV1611FIP70的Datasheet PDF文件第3页浏览型号BS616LV1611FIP70的Datasheet PDF文件第4页浏览型号BS616LV1611FIP70的Datasheet PDF文件第5页浏览型号BS616LV1611FIP70的Datasheet PDF文件第6页浏览型号BS616LV1611FIP70的Datasheet PDF文件第7页 
Very Low Power/Voltage CMOS SRAM  
1M X 16 bit  
(Dual CE Pins)  
BSI  
BS616LV1611  
„ FEATURES  
• Fully static operation  
• Wide Vcc operation voltage : 2.4~5.5V  
• Very low power consumption :  
• Data retention supply voltage as low as 1.5V  
• Easy expansion with CE2,CE1 and OE options  
• I/O Configuration x8/x16 selectable by LB and UB pin  
Vcc = 3.0V C-grade: 45mA (@55ns) operating current  
I -grade: 46mA (@55ns) operating current  
C-grade: 36mA (@70ns) operating current  
I -grade: 37mA (@70ns) operating current  
3.0uA (Typ.) CMOS standby current  
Vcc = 5.0V C-grade: 113mA (@55ns) operating current  
I -grade: 115mA (@55ns) operating current  
C-grade: 90mA (@70ns) operating current  
I -grade: 92mA (@70ns) operating current  
15uA (Typ.) CMOS standby current  
„ DESCRIPTION  
The BS616LV1611 is a high performance, very low power CMOS Static  
Random Access Memory organized as 1,048,576 words by 16 bits and  
operates from a wide range of 2.4V to 5.5V supply voltage.  
Advanced CMOS technology and circuit techniques provide both high  
speed and low power features with a typical CMOS standby current  
of 3.0uA at 3V/25oC and maximum access time of 55ns at 3.0V/85oC.  
Easy memory expansion is provided by an active LOW chip enable(CE1)  
, active HIGH chip enable (CE2), active LOW output enable(OE) and  
three-state output drivers.  
• High speed access time :  
-55  
-70  
55ns  
70ns  
The BS616LV1611 has an automatic power down feature, reducing the  
power consumption significantly when chip is deselected.  
The BS616LV1611 is available in 48-pin BGA package.  
• Automatic power down when chip is deselected  
• Three state outputs and TTL compatible  
„ PRODUCT FAMILY  
POWER DISSIPATION  
SPEED  
(ns)  
STANDBY  
Operating  
OPERATING  
PRODUCT FAMILY  
Vcc  
RANGE  
(ICCSB1, Max)  
(ICC, Max)  
PKG TYPE  
TEMPERATURE  
55ns : 3.0~5.5V  
70ns : 2.7~5.5V  
Vcc=3V  
70ns  
Vcc=5V  
70ns  
Vcc=3V  
Vcc=5V  
BS616LV1611FC  
BS616LV1611FI  
+0 O C to +70O  
-40O C to +85O  
C
C
2.4V ~ 5.5V  
2.4V ~ 5.5V  
55 / 70  
55 / 70  
10uA 110uA  
36mA  
90mA  
92mA  
BGA-48-0912  
BGA-48-0912  
uA  
220  
20uA  
37mA  
„ PIN CONFIGURATIONS  
„ BLOCK DIAGRAM  
A4  
A3  
A2  
1
2
3
4
5
6
A1  
A0  
Address  
Input  
A
B
C
D
LB  
OE  
A0  
A1  
A2  
CE2  
22  
2048  
A17  
A16  
Row  
Decoder  
Memory Array  
2048 x 8192  
Buffer  
D8  
D9  
UB  
A3  
A5  
A4  
A6  
CE1  
D1  
D0  
D2  
A15  
A14  
A13  
A12  
D10  
8192  
Data  
Input  
Buffer  
16  
16  
Column I/O  
D0  
VSS D11  
VCC D12  
A17  
A7  
D3  
D4  
VCC  
.
.
.
.
.
.
.
.
Write Driver  
Sense Amp  
16  
512  
A16  
A15  
A13  
A10  
Data  
Output  
Buffer  
NC  
VSS  
D6  
E
F
16  
Column Decoder  
D15  
D5  
D14  
D15  
A18  
D13  
A14  
CE2  
18  
CE1  
WE  
OE  
WE  
A11  
D7  
A12  
A9  
G
H
A.19  
A8  
Control  
Address Input Buffer  
UB  
LB  
A11 A10 A9 A8 A7  
A6 A5A18 A19  
NC  
Vcc  
Vss  
48-Ball CSP top View  
Brilliance Semiconductor, Inc. reserves the right to modify document contents without notice.  
Revision 2.1  
R0201-BS616LV1611  
1
Jan.  
2004