Datasheet > 可编程逻辑 > 现场可编程门阵列> AT94S10AL-25DGC

AT94S10AL-25DGC

更新时间： 2024-10-31 22:18:03

品牌	Logo	应用领域
爱特美尔 - ATMEL		现场可编程门阵列可编程逻辑存储微控制器静态存储器栅可编程只读存储器电动程控只读存储器电可擦编程只读存储器
页数	文件大小	规格书
31页	280K
描述
Secure 5K - 40K Gates of AT40K FPGA with 8-bit Microcontroller, up to 36 Kbytes of SRAM and On-chip Program Storage EEPROM

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

AT94S10AL-25DGC 技术参数

是否无铅：	含铅	是否Rohs认证：	不符合
生命周期：	Obsolete	零件包装代码：	BGA
包装说明：	LBGA, BGA256,16X16,40	针数：	256
Reach Compliance Code：	compliant	HTS代码：	8542.39.00.01
风险等级：	5.31	JESD-30 代码：	S-PBGA-B256
JESD-609代码：	e0	长度：	17 mm
可配置逻辑块数量：	576	等效关口数量：	10000
端子数量：	256	最高工作温度：	70 °C
最低工作温度：		组织：	576 CLBS, 10000 GATES
封装主体材料：	PLASTIC/EPOXY	封装代码：	LBGA
封装等效代码：	BGA256,16X16,40	封装形状：	SQUARE
封装形式：	GRID ARRAY, LOW PROFILE	峰值回流温度（摄氏度）：	225
电源：	3.3 V	可编程逻辑类型：	FIELD PROGRAMMABLE GATE ARRAY
认证状态：	Not Qualified	座面最大高度：	1.5 mm
子类别：	Field Programmable Gate Arrays	最大供电电压：	3.6 V
最小供电电压：	3 V	标称供电电压：	3.3 V
表面贴装：	YES	技术：	CMOS
温度等级：	COMMERCIAL	端子面层：	Tin/Lead (Sn/Pb)
端子形式：	BALL	端子节距：	1 mm
端子位置：	BOTTOM	处于峰值回流温度下的最长时间：	30
宽度：	17 mm	Base Number Matches：	1

AT94S10AL-25DGC 数据手册

Features

• Multichip Module Containing Field Programmable System Level Integrated Circuit

(FPSLIC^™) and Secure Configuration EEPROM Memory

• 512 Kbits to 1 Mbit of Configuration Memory with Security Protection and In-System

Programming (ISP)

• Field Programmable System Level Integrated Circuit (FPSLIC)

– AT40K SRAM-based FPGA with Embedded High-performance RISC AVR^®Core and

Extensive Data and Instruction SRAM

• 5,000 to 40,000 Gates of Patented SRAM-based AT40K FPGA with FreeRAM^™

– 2 - 18.4 Kbits of Distributed Single/Dual Port FPGA User SRAM

– High-performance DSP Optimized FPGA Core Cell

– Dynamically Reconfigurable In-System – FPGA Configuration Access Available

On-chip from AVR Microcontroller Core to Support Cache Logic^®Designs

– Very Low Static and Dynamic Power Consumption – Ideal for Portable and

Handheld Applications

Secure

5K - 40K Gates

of AT40K FPGA

with 8-bit

Microcontroller,

up to 36 Kbytes

of SRAM and

On-chip

• Patented AVR Enhanced RISC Architecture

– 120+ Powerful Instructions – Most Single Clock Cycle Execution

– High-performance Hardware Multiplier for DSP-based Systems

– Approaching 1 MIPS per MHz Performance

– C Code Optimized Architecture with 32 x 8 General-purpose Internal Registers

– Low-power Idle, Power-save, and Power-down Modes

– 100 µA Standby and Typical 2-3 mA per MHz Active

• Up to 36 Kbytes of Dynamically Allocated Instruction and Data SRAM

– Up to 16 Kbytes x 16 Internal 15 ns Instructions SRAM

– Up to 16 Kbytes x 8 Internal 15 ns Data SRAM

• JTAG (IEEE Std. 1149.1 Compliant) Interface

– Extensive On-chip Debugging Support

– Limited Boundary-scan Capabilities According to the JTAG Standards (AVR Ports)

• AVR Fixed Peripherals

– Industry-standard 2-wire Serial Interface

Program

Storage

– Two Programmable Serial UARTs

– Two 8-bit Timer/Counters with Separate Prescaler and PWM

– One 16-bit Timer/Counter with Separate Prescaler, Compare, Capture

Modes and Dual 8-, 9- or 10-bit PWM

• Support for FPGA Custom Peripherals

EEPROM

– AVR Peripheral Control – Up to 16 Decoded AVR Address Lines Directly

Accessible to FPGA

– FPGA Macro Library of Custom Peripherals

• Up to 16 FPGA Supplied Internal Interrupts to AVR

• Up to Four External Interrupts to AVR

• 8 Global FPGA Clocks

AT94S

Secure Series

Programmable

SLI

– Two FPGA Clocks Driven from AVR Logic

– FPGA Global Clock Access Available from FPGA Core

• Multiple Oscillator Circuits

– Programmable Watchdog Timer with On-chip Oscillator

– Oscillator to AVR Internal Clock Circuit

– Software-selectable Clock Frequency

– Oscillator to Timer/Counter for Real-time Clock

• V_CC: 3.0V - 3.6V

• 5V Tolerant I/O

• 3.3V 33 MHz PCI Compliant FPGA I/O

– 20 mA Sink/Source High-performance I/O Structures

– All FPGA I/O Individually Programmable

• High-performance, Low-power 0.35µ CMOS Five-layer Metal Process

• State-of-the-art Integrated PC-based Software Suite including Co-verification

Rev. 2314D–FPSLI–2/04

12 3 4 5 6 7...31

中文翻译

下载PDF

与AT94S10AL-25DGC相关器件

型号	品牌	获取价格	描述	数据表
AT94S10AL-25DGI	ATMEL	获取价格	Secure 5K - 40K Gates of AT40K FPGA with 8-bit Microcontroller, up to 36 Kbytes of SRAM an
AT94S10AL-25DGJ	ATMEL	获取价格	Field Programmable Gate Array, 576 CLBs, 10000 Gates, CMOS, PBGA256, 17 X 17 MM, CABGA-256
AT94S10AL-25DGL	ATMEL	获取价格	Field Programmable Gate Array, 576 CLBs, 10000 Gates, CMOS, PBGA256, 17 X 17 MM, CABGA-256
AT94S10AL-25DGU	ATMEL	获取价格	暂无描述
AT94S40	ATMEL	获取价格	Secure 5K - 40K Gates of AT40K FPGA with 8-bit Microcontroller,up to 36 Kbytes of SRAM and
AT94S40AL	ATMEL	获取价格	Secure 5K - 40K Gates of AT40K FPGA with 8-bit Microcontroller,up to 36 Kbytes of SRAM and
AT94S40AL-25BQC	ATMEL	获取价格	Secure 5K - 40K Gates of AT40K FPGA with 8-bit Microcontroller, up to 36 Kbytes of SRAM an
AT94S40AL-25BQI	ATMEL	获取价格	Secure 5K - 40K Gates of AT40K FPGA with 8-bit Microcontroller, up to 36 Kbytes of SRAM an
AT94S40AL-25BQJ	ATMEL	获取价格	Field Programmable Gate Array, 2304 CLBs, 40000 Gates, CMOS, PQFP144, 20 X 20 MM, 1.40 MM
AT94S40AL-25BQL	ATMEL	获取价格	Field Programmable Gate Array, 2304 CLBs, 40000 Gates, CMOS, PQFP144, 20 X 20 MM, 1.40 MM

与AT94S10AL-25DGC相关文章

三星深化印度制造布局，供应链本地化进程加速
2024-10-29

22
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

23
纳微科技震撼发布GaNSlim革新氮化镓功率芯片
2024-10-18

46
意法半导体发布第四代SiC技术，助力电动汽车电驱
2024-10-15

54

产品中心

服务支持

精选活动

关于我们

帮助中心

AT94S10AL-25DGC

AT94S10AL-25DGC 技术参数

AT94S10AL-25DGC 数据手册

与AT94S10AL-25DGC相关器件

与AT94S10AL-25DGC相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

AT94S10AL-25DGC

AT94S10AL-25DGC 技术参数

AT94S10AL-25DGC 数据手册

与AT94S10AL-25DGC相关器件

与AT94S10AL-25DGC相关文章

您还可以找

您在本页遇到什么问题？