TigerSHARC
Embedded Processor
ADSP-TS101S
FEATURES
BENEFITS
300 MHz, 3.3 ns instruction cycle rate
Provides high performance Static Superscalar DSP opera-
tions, optimized for telecommunications infrastructure
and other large, demanding multiprocessor DSP
applications
6M bits of internal—on-chip—SRAM memory
19 mm × 19 mm (484-ball) or 27 mm × 27 mm
(625-ball) PBGA package
Performs exceptionally well on DSP algorithm and I/O bench-
marks (see benchmarks in Table 1 and Table 2)
Supports low overhead DMA transfers between internal
memory, external memory, memory-mapped peripherals,
link ports, other DSPs (multiprocessor), and host
processors
Eases DSP programming through extremely flexible instruc-
tion set and high-level language-friendly DSP architecture
Enables scalable multiprocessing systems with low commu-
nications overhead
Dual computation blocks—each containing an ALU, a multi-
plier, a shifter, and a register file
Dual integer ALUs, providing data addressing and pointer
manipulation
Integrated I/O includes 14-channel DMA controller, external
port, 4 link ports, SDRAM controller, programmable flag
pins, 2 timers, and timer expired pin for system integration
1149.1 IEEE compliant JTAG test access port for on-chip
emulation
On-chip arbitration for glueless multiprocessing with up to
8 TigerSHARC processors on a bus
COMPUTATIONAL BLOCKS
SHIFTER
PROGRAM SEQUENCER
PC BTB IRQ
DATA ADDRESS GENERATION
INTERNAL MEMORY
6
JTAG PORT
MEMORY MEMORY MEMORY
32
32
INTEGER
J ALU
INTEGER
K ALU
M0
M1
M2
64K × 32
64K × 32
64K × 32
ADDR
SDRAM CONTROLLER
32 × 32
32 × 32
IAB
FETCH
A
D
A
D
A
D
ALU
MULTIPLIER
EXTERNAL PORT
32
M0 ADDR
M0 DATA
X
MULTIPROCESSOR
INTERFACE
128
REGISTER
FILE
32
32 × 32
HOST INTERFACE
INPUT FIFO
32
ADDR
64
M1 ADDR
M1 DATA
128 128
DAB
128
DATA
OUTPUT BUFFER
OUTPUT FIFO
32
DAB
M2 ADDR
M2 DATA
128
CNTRL
128 128
CLUSTER BUS
ARBITER
I/O ADDRESS
32
Y
I/O PROCESSOR
REGISTER
FILE
32 × 32
3
8
3
8
L0
DMA
CONTROLLER
LINK PORT
CONTROLLER
MULTIPLIER
ALU
L1
L2
L3
DMA ADDRESS
DMA DATA
LINK
PORTS
32 256
256
3
8
LINK DATA
CONTROL/
STATUS/
TCBs
CONTROL/
STATUS/
BUFFERS
3
8
SHIFTER
Figure 1. Functional Block Diagram
TigerSHARC and the TigerSHARC logo are registered trademarks of Analog Devices, Inc.
Rev. C
Information furnished by Analog Devices is believed to be accurate and reliable.
However, no responsibility is assumed by Analog Devices for its use, nor for any
infringements of patents or other rights of third parties that may result from its use.
Specifications subject to change without notice. No license is granted by implication
or otherwise under any patent or patent rights of Analog Devices. Trademarks and
registered trademarks are the property of their respective owners.
One Technology Way, P.O.Box 9106, Norwood, MA 02062-9106 U.S.A.
Tel: 781/329-4700
Fax: 781/326-8703
www.analog.com
© 2009 Analog Devices, Inc. All rights reserved.