Datasheet > ADSP-SC592

ADSP-SC592

更新时间： 2024-11-06 02:41:15

品牌	Logo	应用领域
亚德诺 - ADI		/
页数	文件大小	规格书
143页	3261K
描述
SHARC Dual-Core DSP with Arm Cortex-A5

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ADSP-SC592 数据手册

SHARC+ Dual-Core

DSP with Arm Cortex-A5

ADSP-21591/21593/21594/ADSP-SC591/SC592/SC594

Preliminary Technical Data

SYSTEM FEATURES

MEMORY

Dual-enhanced SHARC+ floating-point cores

High performance SHARC+ cores (up to 1 GHz each)

Up to 5 Mb (640 kB) L1 SRAM memory per core with parity

(optional ability to configure as cache)

32-bit, 40-bit, and 64-bit floating-point support

32-bit fixed-point support

Byte, short word, word, and long word addressability

Arm Cortex-A5 core

Up to 1 GHz/1600 DMIPS with NEON/VFPv4-D16

32 kB L1 instruction and data caches with parity

256 kB L2 cache with parity

Large on-chip Level 2 (L2) SRAM with ECC protection, up to

2 MB

One Level 3 (L3) interface providing 16-bit interface to

DDR3/ DDR3L SDRAM devices

ADDITIONAL FEATURES

ADSP-2156x pin-compatible package options

Enhanced FIR and IIR accelerators running up to 1 GHz

Security and protection

Cryptographic hardware accelerators

Fast secure boot with IP protection

Support for Arm TrustZone

Powerful DMA system with 8 MemDMAs

On-chip memory protection

APPLICATIONS

Integrated safety features

17 mm × 17 mm, 400-ball BGA_ED (0.8 mm pitch),

RoHS compliant

Automotive: audio amplifier, head unit, ANC/RNC, rear seat

entertainment, digital cockpit, ADAS

Consumer: AVRs, mixing consoles, microphone arrays,

conferencing systems

CORE 1

CORE 2

PERIPHERALS

SYSTEM CONTROL

SECURITY AND PROTECTION

SRU

DAI0

8× PRECISION CLOCK

GENERATORS

SYSTEM PROTECTION UNIT (SPU)

SYSTEM MEMORY

PROTECTION UNIT (SMPU)

(UP TO 1 GHz)

ASRC

8× PAIRS

FULL SPORT

0-7

DRU

DAI1

ACCELERATORS

FIR 4× IIR

ACCELERATORS

FIR 4× IIR

ENCRYPTION/DECRYPTION

2× S/PDIF Rx/Tx

UP TO

FAULT MANAGEMENT UNIT (FMU)

L1 SRAM (PARITY)

2× 4-CHANNEL

PDM MIC INPUT

Arm TrustZone SECURITY

DUAL CRC (WITH MemDMA)

WATCHDOGS

(UP TO (UP TO

1 GHz) 1 GHz)

(UP TO (UP TO

1 GHz) 1 GHz)

5 Mb (640 kB)

SRAM/CACHE

5 Mb (640 kB)

SRAM/CACHE

6× I²C

2× LINK PORTS

OTP MEMORY

2× SPI + 2× QUAD SPI +

1× OCTAL SPI

THERMAL MONITOR UNIT (TMU)

SYSTEM CROSSBAR AND DMA SUBSYSTEM

4× UARTs

1× EPPI

PROGRAM FLOW

SYS EVENT CORE 0 (GIC)

SYS EVENT CORES 1-2 (SEC)

TRIGGER ROUTING (TRU)

16× TIMERS + 1× COUNTER

2× CAN FD

UP TO

135

CORE 0

L3 MEMORY

INTERFACE

SYSTEM

L2 MEMORY

2× EMAC

CLOCK, RESET, AND POWER

L2 CACHE

256 kB (PARITY)

CLOCK GENERATION UNIT (CGU)

1× USB 2.0 HS OTG

CONTROLLER

SRAM

(ECC)

DDR3/DDR3L

L1 CACHE (PARITY)

32 kB L1 I-CACHE

32 kB L1 D-CACHE

CLOCK DISTRIBUTION

UNIT (CDU)

UP TO 2 MB

32x CORE FLAGS I/O

MLB 3-PIN

RESET CONTROL UNIT (RCU)

BOOT ROM

Arm^®

DYNAMIC POWER MANAGEMENT

(DPM)

MLB 6-PIN

DATA

Cortex^®-A5

(UP TO 1 GHz)

HADC (8-CHANNEL, 12-BIT)

DEBUG UNIT

UP TO

Arm CoreSight

SYSTEM WATCHPOINT UNIT

(SWU)

Figure 1. ADSP-SC594 (Full-Featured Model) Processor Block Diagram

SHARC, SHARC+, and the SHARC logo are registered trademarks of Analog Devices, Inc.

Rev. PrD Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable.

However, no responsibility is assumed by Analog Devices for its use, nor for any

infringements of patents or other rights of third parties that may result from its use.

Specifications subject to change without notice. No license is granted by implication

or otherwise under any patent or patent rights of Analog Devices. Trademarks and

registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106 U.S.A.

Tel: 781.329.4700

Technical Support

www.analog.com

12 3 4 5 6 7...143

中文翻译

下载PDF

与ADSP-SC592相关器件

型号	品牌	获取价格	描述	数据表
ADSP-SC592KBPZ10	ADI	获取价格	SHARC Dual-Core DSP with Arm Cortex-A5
ADSP-SC592WCBPZ10	ADI	获取价格	SHARC Dual-Core DSP with Arm Cortex-A5
ADSP-SC594	ADI	获取价格	SHARC Dual-Core DSP with Arm Cortex-A5
ADSP-SC594-BPZENG	ADI	获取价格	SHARC Dual-Core DSP with Arm Cortex-A5
ADSP-SC594KBPZ10	ADI	获取价格	SHARC Dual-Core DSP with Arm Cortex-A5
ADSP-SC594KBPZ8	ADI	获取价格	SHARC Dual-Core DSP with Arm Cortex-A5
ADSP-SC594WCBPZ10	ADI	获取价格	SHARC Dual-Core DSP with Arm Cortex-A5
ADSP-SC594WCBPZ8	ADI	获取价格	SHARC Dual-Core DSP with Arm Cortex-A5
ADSP-SC594WCBPZ8RL	ADI	获取价格	SHARC Dual-Core DSP with Arm Cortex-A5
ADSP-TS101S	ADI	获取价格	Embedded Processor

与ADSP-SC592相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

13
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

9
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

35
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

31

产品中心

服务支持

精选活动

关于我们

帮助中心

ADSP-SC592

ADSP-SC592 数据手册

与ADSP-SC592相关器件

与ADSP-SC592相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ADSP-SC592

ADSP-SC592 数据手册

与ADSP-SC592相关器件

与ADSP-SC592相关文章

您还可以找

您在本页遇到什么问题？