Datasheet > ADP5003ACPZ-R7

ADP5003ACPZ-R7

更新时间： 2024-01-02 07:44:21

品牌	Logo	应用领域
亚德诺 - ADI		/
页数	文件大小	规格书
30页	988K
描述
Low Noise Micro PMU, 3 A Buck Regulator with 3 A LDO

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

ADP5003ACPZ-R7 技术参数

是否无铅：	含铅	是否Rohs认证：	符合
生命周期：	Active	包装说明：	HVQCCN,
针数：	32	Reach Compliance Code：	compliant
风险等级：	1.67	其他特性：	HIGH LEVEL THRESHOLD= 1.15 V AND LOW LEVEL THRESHOLD= 1.05 V
可调阈值：	YES	模拟集成电路 - 其他类型：	POWER SUPPLY SUPPORT CIRCUIT
JESD-30 代码：	S-XQCC-N32	长度：	5 mm
信道数量：	2	功能数量：	1
端子数量：	32	最高工作温度：	125 °C
最低工作温度：	-40 °C	封装主体材料：	UNSPECIFIED
封装代码：	HVQCCN	封装形状：	SQUARE
封装形式：	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE	座面最大高度：	0.8 mm
最大供电电压 (Vsup)：	15 V	最小供电电压 (Vsup)：	4.2 V
表面贴装：	YES	温度等级：	AUTOMOTIVE
端子形式：	NO LEAD	端子节距：	0.5 mm
端子位置：	QUAD	宽度：	5 mm
Base Number Matches：	1

ADP5003ACPZ-R7 数据手册

Low Noise Micro PMU,

3 A Buck Regulator with 3 A LDO

Data Sheet

ADP5003

FEATURES

FUNCTIONAL BLOCK DIAGRAM

PVIN1

4.2V TO 15V

Low noise, dc power supply system

PVIN1

High efficiency buck for first stage conversion

High PSRR, low noise LDO regulator to remove switching

ripple

Adaptive LDO regulator headroom control option for

optimal efficiency and PSRR across full load range

3 A, low noise, buck regulator

EN1

VOUT1

SW1

COMP1

PVOUT1

0.6V TO 5.0V

BUCK

REGULATOR

VSET1

PGND1

Wide input voltage range: 4.2 V to 15 V

Programmable output voltage range: 0.6 V to 5.0 V

0.3 MHz to 2.5 MHz internal oscillator

VREG

PVINSYS

4.2V TO 15V

PVINSYS

PWRGD

SYSTEM

0.3 MHz to 2.5 MHz SYNC frequency range

3 A, low noise, NFET LDO regulator (active filter)

Wide input voltage range: 0.65 V to 5 V

Programmable output voltage range: 0.6 V to 3.3 V

Differential point of load remote sensing

3 μV rms output noise (independent of output voltage)

PSRR > 50 dB (to 100 kHz) with 400 mV headroom at 3 A

Ultrafast transient response

SYNC

REFOUT

PVIN2

VSET2

VBUF

PVOUT2

LOW NOISE

LDO ACTIVE

FILTER

0.6V TO 3.3V

Power-good output

VREG_LDO

EN2

LOAD

Precision enable inputs for both the buck regulator and LDO

−40°C to +125°C operating junction temperature range

32-lead, 5 mm × 5 mm, LFCSP

VFB2P

VFB2N

APPLICATIONS

AGND1

AGND2

Low noise power for high speed analog-to-digital converter

(ADC) and digital-to-analog converter (DAC) designs

Powering RF agile transceivers and clocking ICs

Figure 1.

GENERAL DESCRIPTION

The ADP5003 integrates a high voltage buck regulator and an

ultralow noise low dropout (LDO) regulator in a small, 5 mm ×

5 mm, 32-lead LFCSP package to provide highly efficient and

quiet regulated supplies.

The LDO regulator output can be accurately controlled at the

point of load (POL) using remote sensing that compensates for the

printed circuit board (PCB) trace impedance while delivering

high output currents.

The buck regulator is optimized to operate at high output

currents up to 3 A. The LDO is capable of a maximum output

current of 3 A and operates efficiently with low headroom

voltage while maintaining high power supply rejection.

Each regulator is activated via a dedicated precision enable

input. The buck switching frequency can be synchronized to

an external signal, or programmed with an external resistor.

Safety features in the ADP5003 include thermal shutdown (TSD)

and input undervoltage lockout (UVLO). The ADP5003 is rated

for a −40°C to +125°C operating junction temperature range.

The ADP5003 can operate in one of two modes. Adaptive mode

allows the LDO to operate with a set headroom by adjusting the

buck output voltage internally. Alternatively, the ADP5003 can

operate in independent mode, where both regulators operate

separately from each other, and where the output voltages are

programmed using resistor dividers.

Rev. 0

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no

responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other

rights of third parties that may result from its use. Specifications subject to change without notice. No

license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Trademarks and registeredtrademarks arethe property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 781.329.4700

Technical Support

www.analog.com

12 3 4 5 6 7...30

中文翻译

下载PDF

与ADP5003ACPZ-R7相关器件

型号	品牌	获取价格	描述	数据表
ADP5003CP-EVALZ	ADI	获取价格	Low Noise Micro PMU, 3 A Buck Regulator with 3 A LDO
ADP5014	ADI	获取价格	Integrated Power Solution with Quad Low Noise Buck Regulators
ADP5014ACPZ-R7	ADI	获取价格	Integrated Power Solution with Quad Low Noise Buck Regulators
ADP5014-EVALZ	ADI	获取价格	Integrated Power Solution with Quad Low Noise Buck Regulators
ADP5-01SP1-13GJ1	SAMTEC	获取价格	RF Connector Adapter, SMA-GRF, Male-Female, Plug-jack
ADP5020	ADI	获取价格	Power Management Unit for Imaging Modules
ADP5020ACPZ-R7	ADI	获取价格	Power Management Unit for Imaging Modules
ADP5020CP-EVALZ	ADI	获取价格	Power Management Unit for Imaging Modules
ADP5022	ADI	获取价格	Dual 3 MHz, 600 mA Buck Regulator with 150 mA LDO
ADP5022ACBZ-1-R7	ADI	获取价格	Dual 3 MHz, 600 mA Buck Regulator with 150 mA LDO

与ADP5003ACPZ-R7相关文章

MBRS340T3G手册解读：参数说明、产品特性及应用
2024-06-28

6
PMOS管背靠背连接：串联还是并联？
2024-06-28

7
高压电解电容的分类与选型策略
2024-06-28

8
数码管：基本概念、分类、技术发展及市场趋势
2024-06-27

14

产品中心

服务支持

精选活动

关于我们

帮助中心

ADP5003ACPZ-R7

ADP5003ACPZ-R7 技术参数

ADP5003ACPZ-R7 数据手册

与ADP5003ACPZ-R7相关器件

与ADP5003ACPZ-R7相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ADP5003ACPZ-R7

ADP5003ACPZ-R7 技术参数

ADP5003ACPZ-R7 数据手册

与ADP5003ACPZ-R7相关器件

与ADP5003ACPZ-R7相关文章

您还可以找

您在本页遇到什么问题？