Low Noise Micro PMU,
3 A Buck Regulator with 3 A LDO
Data Sheet
ADP5003
FEATURES
FUNCTIONAL BLOCK DIAGRAM
V
:
PVIN1
4.2V TO 15V
Low noise, dc power supply system
PVIN1
PVIN1
High efficiency buck for first stage conversion
High PSRR, low noise LDO regulator to remove switching
ripple
Adaptive LDO regulator headroom control option for
optimal efficiency and PSRR across full load range
3 A, low noise, buck regulator
EN1
VOUT1
V
:
SW1
SW1
SW1
COMP1
PVOUT1
0.6V TO 5.0V
BUCK
REGULATOR
3A
VSET1
PGND1
PGND1
PGND1
Wide input voltage range: 4.2 V to 15 V
Programmable output voltage range: 0.6 V to 5.0 V
0.3 MHz to 2.5 MHz internal oscillator
VREG
RT
V
:
PVINSYS
4.2V TO 15V
PVINSYS
PWRGD
SYSTEM
0.3 MHz to 2.5 MHz SYNC frequency range
3 A, low noise, NFET LDO regulator (active filter)
Wide input voltage range: 0.65 V to 5 V
Programmable output voltage range: 0.6 V to 3.3 V
Differential point of load remote sensing
3 μV rms output noise (independent of output voltage)
PSRR > 50 dB (to 100 kHz) with 400 mV headroom at 3 A
Ultrafast transient response
SYNC
REFOUT
PVIN2
PVIN2
PVIN2
VSET2
VBUF
V
:
PVOUT2
PVOUT2
PVOUT2
PVOUT2
LOW NOISE
LDO ACTIVE
FILTER
0.6V TO 3.3V
Power-good output
3A
VREG_LDO
EN2
LOAD
Precision enable inputs for both the buck regulator and LDO
−40°C to +125°C operating junction temperature range
32-lead, 5 mm × 5 mm, LFCSP
VFB2P
VFB2N
APPLICATIONS
AGND1
AGND2
Low noise power for high speed analog-to-digital converter
(ADC) and digital-to-analog converter (DAC) designs
Powering RF agile transceivers and clocking ICs
Figure 1.
GENERAL DESCRIPTION
The ADP5003 integrates a high voltage buck regulator and an
ultralow noise low dropout (LDO) regulator in a small, 5 mm ×
5 mm, 32-lead LFCSP package to provide highly efficient and
quiet regulated supplies.
The LDO regulator output can be accurately controlled at the
point of load (POL) using remote sensing that compensates for the
printed circuit board (PCB) trace impedance while delivering
high output currents.
The buck regulator is optimized to operate at high output
currents up to 3 A. The LDO is capable of a maximum output
current of 3 A and operates efficiently with low headroom
voltage while maintaining high power supply rejection.
Each regulator is activated via a dedicated precision enable
input. The buck switching frequency can be synchronized to
an external signal, or programmed with an external resistor.
Safety features in the ADP5003 include thermal shutdown (TSD)
and input undervoltage lockout (UVLO). The ADP5003 is rated
for a −40°C to +125°C operating junction temperature range.
The ADP5003 can operate in one of two modes. Adaptive mode
allows the LDO to operate with a set headroom by adjusting the
buck output voltage internally. Alternatively, the ADP5003 can
operate in independent mode, where both regulators operate
separately from each other, and where the output voltages are
programmed using resistor dividers.
Rev. 0
Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registeredtrademarks arethe property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Technical Support
©2017 Analog Devices, Inc. All rights reserved.
www.analog.com