Datasheet > ADCLK914/PCBZ1

ADCLK914/PCBZ1

更新时间： 2022-04-21 21:09:11

品牌	Logo	应用领域
亚德诺 - ADI		时钟
页数	文件大小	规格书
12页	304K
描述
Ultrafast, SiGe, Open-Collector HVDS Clock/Data Buffer

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ADCLK914/PCBZ1 数据手册

ADCLK914

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

PIN 1

INDICATOR

12 Q

11 Q

10 NC

ADCLK914

TOP VIEW

(Not to Scale)

NC = NO CONNECT

Figure 2. Pin Configuration

Table 4. Pin Function Descriptions

Pin No.

Mnemonic

Description

Noninverting Input.

Inverting Input.

3, 4, 5, 6, 9, 10 NC

No Connect. No physical connection to the die.

Negative Supply Voltage.

Positive Supply Voltage.

ꢀ, 14

8, 13

V_EE

V_CC

Inverting Output.

Noninverting Output.

V_REF

V_T

Reference Voltage. Reference voltage for biasing ac-coupled inputs.

Center Tap. Center tap of 100 Ω input resistor.

Heat Sink/

Exposed Pad

No Connect. The metallic back surface of the package is not electrically connected to any part of the circuit.

It can be left floating for optimal electrical isolation between the package handle and the substrate of the

die. It can also be soldered to ground on the application board if improved thermal and/or mechanical

stability is needed. Exposed metal at the corners of the package is connected to this back surface. Allow

sufficient clearance for vias and other components.

Rev. A | Page 6 of 12

1...3 4 567 8 9...12

下载PDF

与ADCLK914/PCBZ1相关器件

型号	品牌	描述	获取价格	数据表
ADCLK914BCPZ-R2	ADI	Ultrafast, SiGe, Open-Collector HVDS Clock/Data Buffer	获取价格
ADCLK914BCPZ-R7	ADI	Ultrafast, SiGe, Open-Collector HVDS Clock/Data Buffer	获取价格
ADCLK914BCPZ-WP	ADI	Ultrafast, SiGe, Open-Collector HVDS Clock/Data Buffer	获取价格
ADCLK925	ADI	Ultrafast SiGe ECL Clock/Data Buffers	获取价格
ADCLK925_15	ADI	Ultrafast SiGe ECL Clock/Data Buffers	获取价格
ADCLK925BCPZ-R2	ADI	Ultrafast SiGe ECL Clock/Data Buffers	获取价格