5秒后页面跳转
ADCLK907BCPZ-WP PDF预览

ADCLK907BCPZ-WP

更新时间: 2022-02-26 10:09:53
品牌 Logo 应用领域
亚德诺 - ADI /
页数 文件大小 规格书
16页 867K
描述
Ultrafast SiGe ECL Clock/Data Buffers

ADCLK907BCPZ-WP 数据手册

 浏览型号ADCLK907BCPZ-WP的Datasheet PDF文件第3页浏览型号ADCLK907BCPZ-WP的Datasheet PDF文件第4页浏览型号ADCLK907BCPZ-WP的Datasheet PDF文件第5页浏览型号ADCLK907BCPZ-WP的Datasheet PDF文件第7页浏览型号ADCLK907BCPZ-WP的Datasheet PDF文件第8页浏览型号ADCLK907BCPZ-WP的Datasheet PDF文件第9页 
ADCLK905/ADCLK907/ADCLK925  
Data Sheet  
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS  
D
1
2
3
4
12  
11  
10  
9
Q
D
NC  
NC  
Q
ADCLK905  
TOP VIEW  
NC  
NC  
(Not to Scale)  
NOTES  
1. NC = NO CONNECT. DO NOT CONNECT TO THIS PIN.  
2. EXPOSED PAD. THE EXPOSED PAD IS NOT ELECTRICALLY CONNECTED TO ANY PART OF THE CIRCUIT.  
IT CAN BE LEFT FLOATING FOR OPTIMAL ELECTRICAL ISOLATION BETWEEN THE PACKAGE HANDLE  
AND THE SUBSTRATE OF THE DIE. IT CAN ALSO BE SOLDERED TO THE APPLICATION BOARD IF IMPROVED  
THERMAL AND/OR MECHANICAL STABILITY IS DESIRED. EXPOSED METAL AT THE CORNERS OF THE PACKAGE  
IS CONNECTED TO THIS EXPOSED PAD. ALLOW SUFFICIENT CLEARANCE TO VIAS AND OTHER COMPONENTS.  
Figure 4. ADCLK905 Pin Configuration  
Table 4. Pin Function Descriptions for 1:1 ADCLK905 Buffer  
Pin No.  
Mnemonic  
Description  
1
2
D
Noninverting Input.  
D
Inverting Input.  
3, 4, 5, 6,  
9, 10  
NC  
No Connect. No physical connection to the die.  
7, 14  
8, 13  
11  
VEE  
VCC  
Q
Negative Supply Voltage.  
Positive Supply Voltage.  
Inverting Output.  
12  
Q
Noninverting Output.  
15  
VREF  
VT  
Reference Voltage. Reference voltage for biasing ac-coupled inputs.  
Center Tap. Center tap of 100 Ω input resistor.  
16  
EPAD  
Exposed Pad. The exposed pad is not electrically connected to any part of the circuit. It can be left floating for  
optimal electrical isolation between the package handle and the substrate of the die. It can also be soldered to  
the application board if improved thermal and/or mechanical stability is desired. Exposed metal at the corners  
of the package is connected to this exposed pad. Allow sufficient clearance to vias and other components.  
Rev. B | Page 6 of 16  

与ADCLK907BCPZ-WP相关器件

型号 品牌 描述 获取价格 数据表
ADCLK914 ADI 超快型SiGe开集HVDS时钟/数据缓冲器

获取价格

ADCLK914/PCBZ1 ADI Ultrafast, SiGe, Open-Collector HVDS Clock/Data Buffer

获取价格

ADCLK914BCPZ-R2 ADI Ultrafast, SiGe, Open-Collector HVDS Clock/Data Buffer

获取价格

ADCLK914BCPZ-R7 ADI Ultrafast, SiGe, Open-Collector HVDS Clock/Data Buffer

获取价格

ADCLK914BCPZ-WP ADI Ultrafast, SiGe, Open-Collector HVDS Clock/Data Buffer

获取价格

ADCLK925 ADI Ultrafast SiGe ECL Clock/Data Buffers

获取价格