5秒后页面跳转
ADCLK907BCPZ-WP PDF预览

ADCLK907BCPZ-WP

更新时间: 2022-02-26 10:09:53
品牌 Logo 应用领域
亚德诺 - ADI /
页数 文件大小 规格书
16页 867K
描述
Ultrafast SiGe ECL Clock/Data Buffers

ADCLK907BCPZ-WP 数据手册

 浏览型号ADCLK907BCPZ-WP的Datasheet PDF文件第1页浏览型号ADCLK907BCPZ-WP的Datasheet PDF文件第2页浏览型号ADCLK907BCPZ-WP的Datasheet PDF文件第3页浏览型号ADCLK907BCPZ-WP的Datasheet PDF文件第5页浏览型号ADCLK907BCPZ-WP的Datasheet PDF文件第6页浏览型号ADCLK907BCPZ-WP的Datasheet PDF文件第7页 
ADCLK905/ADCLK907/ADCLK925  
Data Sheet  
Parameter  
Symbol Min  
Typ  
Max  
Unit  
Test Conditions/Comments  
POWER SUPPLY  
Supply Voltage Requirement  
Power Supply Current  
ADCLK905  
VCC − VEE 2.375  
3.63  
V
2.5 V − 5% to 3.3 V + 10%  
Static  
Negative Supply Current  
IVEE  
IVCC  
24  
25  
47  
48  
mA  
mA  
mA  
mA  
VCC − VEE = 2.5 V  
40  
63  
V
CC − VEE = 3.3 V 10%  
VCC − VEE = 2.5 V  
CC − VEE = 3.3 V 10%  
Positive Supply Current  
V
ADCLK907  
Negative Supply Current  
IVEE  
IVCC  
48  
50  
94  
96  
mA  
mA  
mA  
mA  
VCC − VEE = 2.5 V  
CC − VEE = 3.3 V 10%  
VCC − VEE = 2.5 V  
CC − VEE = 3.3 V 10%  
80  
V
Positive Supply Current  
126  
V
ADCLK925  
Negative Supply Current  
IVEE  
IVCC  
29  
31  
76  
77  
3
mA  
mA  
mA  
mA  
ps/V  
dB  
VCC − VEE = 2.5 V  
CC − VEE = 3.3 V 10%  
VCC − VEE = 2.5 V  
CC − VEE = 3.3 V 10%  
51  
97  
V
Positive Supply Current  
V
Power Supply Rejection1  
Output Swing Supply Rejection2  
PSRVCC  
PSRVCC  
VCC − VEE = 3.0 V 20%  
VCC − VEE = 3.0 V 20%  
26  
1 Change in TPD per change in VCC.  
2 Change in output swing per change in VCC.  
Rev. B | Page 4 of 16  

与ADCLK907BCPZ-WP相关器件

型号 品牌 描述 获取价格 数据表
ADCLK914 ADI 超快型SiGe开集HVDS时钟/数据缓冲器

获取价格

ADCLK914/PCBZ1 ADI Ultrafast, SiGe, Open-Collector HVDS Clock/Data Buffer

获取价格

ADCLK914BCPZ-R2 ADI Ultrafast, SiGe, Open-Collector HVDS Clock/Data Buffer

获取价格

ADCLK914BCPZ-R7 ADI Ultrafast, SiGe, Open-Collector HVDS Clock/Data Buffer

获取价格

ADCLK914BCPZ-WP ADI Ultrafast, SiGe, Open-Collector HVDS Clock/Data Buffer

获取价格

ADCLK925 ADI Ultrafast SiGe ECL Clock/Data Buffers

获取价格