Datasheet > ADC12XJ800

ADC12XJ800

更新时间： 2024-11-06 02:49:03

品牌	Logo	应用领域
德州仪器 - TI		/
页数	文件大小	规格书
151页	6801K
描述
ADC12xJ800 Quad, Dual, Single Channel, 800-MSPS, 12-bit, Analog-to-Digital Converter (ADC) with JESD204C Interface

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ADC12XJ800 数据手册

ADC12QJ800, ADC12DJ800, ADC12SJ800

SBASAG0 – OCTOBER 2021

ADC12xJ800 Quad, Dual, Single Channel, 800-MSPS, 12-bit,

Analog-to-Digital Converter (ADC) with JESD204C Interface

1 Features

2 Applications

•

ADC Core:

– Resolution: 12 Bit

– Maximum sampling rate: 800 MSPS

– Non-interleaved architecture

– Internal dither reduces high-order harmonics

Performance specifications (–1 dBFS):

– SNR (97 MHz): 57.6 dBFS

•

Light detection and ranging (LiDAR)

Handheld test equipment

Multi-channel oscilloscopes and digitizers

Wireless communications test equipment

Optical coherent tomography (OCT)

Electronic warfare (SIGINT, ELINT)

Satellite communications (SATCOM)

•

– ENOB (97 MHz): 9.0 Bits

– SFDR (97 MHz): 62 dBFS

– Noise floor (–20 dBFS): –146.1 dBFS/Hz

Full-scale input voltage: 800 mV_PP-DIFF

Full-power input bandwidth: 6 GHz

JESD204C Serial data interface:

– Support for 2 to 8 (Quad/Dual channel) or 1 to 4

(Single channel) total SerDes lanes

– Maximum baud-rate: 17.16 Gbps

– 64B/66B and 8B/10B encoding modes

– Subclass-1 support for deterministic latency

– Compatible with JESD204B receivers

Optional internal sampling clock generation

– Internal PLL and VCO (7.2–8.2 GHz)

SYSREF Windowing eases synchronization

Four clock outputs simplify system clocking

– Reference clocks for FPGA or adjacent ADC

– Reference clock for SerDes transceivers

Timestamp input and output for pulsed systems

Power consumption (800 MSPS):

3 Description

ADC12xJ800 is

family of quad, dual and

single channel, 12-bit, 800 MSPS analog-to-digital

converters (ADC). Low power consumption, high

sampling rate and 12-bit resolution makes the

ADC12xJ800 ideally suited for a variety of multi-

channel communications and test systems.

•

Full-power input bandwidth (-3 dB) of 6 GHz enables

direct RF sampling of of L-band and S-band.

Device Information

PART NUMBER

PACKAGE⁽¹⁾

BODY SIZE (NOM)

•

ADC12QJ800

ADC12DJ800

ADC12SJ800

FCBGA (144) 10.0 mm × 10.0 mm

•

(1) For all available packages, see the package option

addendum at the end of the data sheet.

•

– Quad Channel: 415 mW / channel

– Dual channel: 555 mW / channel

– Single channel: 830 mW

•

Power supplies: 1.1 V, 1.9 V

Quad Channel Block Diagram

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,

intellectual property matters and other important disclaimers. PRODUCTION DATA.

12 3 4 5 6 7...151

中文翻译

下载PDF

与ADC12XJ800相关器件

型号	品牌	获取价格	描述	数据表
ADC12XJ800-Q1	TI	获取价格	ADC12xJ1600-Q1 Quad/Dual/Single Channel, 1.6-GSPS, 12-bit, Analog-to-Digital Converter (AD
ADC1336X	ETC	获取价格	ADC1336X 8bit 500K ADC\|Data Sheet
ADC1341X	ETC	获取价格	ADC1341X 10-BIT 500KSPS ADC\|Data Sheet
ADC1341X_PC	ETC	获取价格	ADC1341X_PC 8-Channel 10-BIT 500KSPS ADC\|Data Sheet
ADC1342X	ETC	获取价格	ADC1342X 10BIT 30MSPS ADC\|Data Sheet
ADC1358X	ETC	获取价格	ADC1358X 3-Ch 10-BIT 3MSPS ADC\|Data Sheet
ADC1390X	ETC	获取价格	ADC1390X 8BIT 125MSPS ADC\|Data Sheet
ADC1395X	ETC	获取价格	ADC1395X 10-BIT 500KSPS ADC\|Data Sheet
ADC1401X	ETC	获取价格	ADC1401X 10BIT 30MSPS ADC\|Data Sheet
ADC14061	NSC	获取价格	Self-Calibrating 14-Bit, 2.5 MSPS, 390 mW A/D Converter

与ADC12XJ800相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

13
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

9
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

35
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

31

产品中心

服务支持

精选活动

关于我们

帮助中心

ADC12XJ800

ADC12XJ800 数据手册

与ADC12XJ800相关器件

与ADC12XJ800相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ADC12XJ800

ADC12XJ800 数据手册

与ADC12XJ800相关器件

与ADC12XJ800相关文章

您还可以找

您在本页遇到什么问题？