5秒后页面跳转
ADC12QJ1600-Q1 PDF预览

ADC12QJ1600-Q1

更新时间: 2024-11-27 02:48:19
品牌 Logo 应用领域
德州仪器 - TI /
页数 文件大小 规格书
157页 6906K
描述
ADC12xJ1600-Q1 Quad/Dual/Single Channel, 1.6-GSPS, 12-bit, Analog-to-Digital Converter (ADC) with JESD204C Interface

ADC12QJ1600-Q1 数据手册

 浏览型号ADC12QJ1600-Q1的Datasheet PDF文件第2页浏览型号ADC12QJ1600-Q1的Datasheet PDF文件第3页浏览型号ADC12QJ1600-Q1的Datasheet PDF文件第4页浏览型号ADC12QJ1600-Q1的Datasheet PDF文件第5页浏览型号ADC12QJ1600-Q1的Datasheet PDF文件第6页浏览型号ADC12QJ1600-Q1的Datasheet PDF文件第7页 
ADC12QJ1600-Q1  
ADC12DJ1600-Q1  
ADC12SJ1600-Q1
SBAS960A – FEBRUARY 2020 – REVISED AUGUST 2020  
ADC12xJ1600-Q1 Quad/Dual/Single Channel, 1.6-GSPS, 12-bit,  
Analog-to-Digital Converter (ADC) with JESD204C Interface  
1 Features  
2 Applications  
AEC-Q100 qualified for automotive applications:  
Light detection and ranging (LiDAR)  
Temperature grade 1: –40°C to +125°C, TA  
ADC Core:  
– Resolution: 12 Bit  
– Maximum sampling rate: 1.6 GSPS  
– Non-interleaved architecture  
– Internal dither reduces high-order harmonics  
Performance specifications (–1 dBFS):  
– SNR (100 MHz): 57.4 dBFS  
3 Description  
ADC12xJ1600-Q1 is a family of quad, dual and single  
channel, 12-bit, 1.6 GSPS analog-to-digital converters  
(ADC). Low power consumption, high sampling rate  
and 12-bit resolution makes the ADC12xJ1600-Q1  
ideally suited for light detection and ranging (LiDAR)  
systems. ADC12xJ1600-Q1 is qualified for automotive  
applications.  
– ENOB (100 MHz): 9.1 Bits  
– SFDR (100 MHz): 64 dBc  
– Noise floor (–20 dBFS): –147 dBFS  
Full-scale input voltage: 800 mVPP-DIFF  
Full-power input bandwidth: 6 GHz  
JESD204C Serial data interface:  
Full-power input bandwidth (-3 dB) of 6 GHz provides  
flat frequency response for frequency modulated  
continuous wave (FMCW) LiDAR systems and  
provides a narrow impulse response for pulse-based  
systems. The full-power input bandwidth also enables  
direct RF sampling of of L-band and S-band.  
– Support for 2 to 8 (Quad/Dual channel) or 1 to 4  
(Single channel) total SerDes lanes  
– Maximum baud-rate: 17.16 Gbps  
– 64B/66B and 8B/10B encoding modes  
– Subclass-1 support for deterministic latency  
– Compatible with JESD204B receivers  
Optional internal sampling clock generation  
– Internal PLL and VCO (7.2–8.2 GHz)  
SYSREF Windowing eases synchronization  
Four clock outputs simplify system clocking  
– Reference clocks for FPGA or adjacent ADC  
– Reference clock for SerDes transceivers  
Timestamp input and output for pulsed systems  
Power consumption (1 GSPS):  
Device Information  
PART NUMBER  
PACKAGE(1)  
BODY SIZE (NOM)  
ADC12QJ1600-Q1  
ADC12DJ1600-Q1  
ADC12SJ1600-Q1  
FCBGA (144) 10.0 mm × 10.0 mm  
(1) For all available packages, see the package option  
addendum at the end of the data sheet.  
TMSTP+  
TRIGOUT+  
TMSTPt  
TRIGOUTt  
÷
INA+  
ADC  
ADC  
ADC  
ADC  
A
B
C
D
Timestamp  
Insertion  
SerDes  
PLL  
INAt  
D0+  
D0t  
INB+  
Timestamp  
Insertion  
INBt  
JESD204B/C  
INC+  
D7+  
Timestamp  
Insertion  
INCt  
D7t  
IND+  
Timestamp  
Insertion  
SYNCSE\  
INDt  
CLK+  
CALTRIG  
CALSTAT  
Calibration  
Controller  
– Quad Channel: 477 mW / channel  
– Dual channel: 700 mW / channel  
– Single channel: 1000 mW  
CLKt  
OVRA  
OVRB  
PLL  
+VCO  
SE_CLK  
Status  
Indicators  
OVRC  
÷
÷
SYSREF+  
SYSREF  
Windowing  
To synchronization logic  
OVRD  
SYSREFt  
Power supplies: 1.1 V, 1.9 V  
PLLREFO+  
PLLEN  
PLLREFOt  
PLLREFSE  
CLKCFG0  
Clock  
Control  
SCLK  
CLKCFG1  
Serial  
Programming  
Interface  
SCS  
SDI  
SDO  
Quad Channel Block Diagram  
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,  
intellectual property matters and other important disclaimers. PRODUCTION DATA.  
 
 
 

与ADC12QJ1600-Q1相关器件

型号 品牌 获取价格 描述 数据表
ADC12QJ1600-Q1_V01 TI

获取价格

ADC12xJ1600-Q1 Quad/Dual/Single Channel, 1.6-GSPS, 12-bit, Analog-to-Digital Converter (AD
ADC12QJ1600-Q1_V02 TI

获取价格

ADC12xJ1600-Q1 Quad/Dual/Single Channel, 1.6-GSPS, 12-bit, Analog-to-Digital Converter (AD
ADC12QJ1600-SEP TI

获取价格

具有 JESD204C 接口的抗辐射、30krad、12 位、四路 1.6GSPS ADC
ADC12QJ1600-SP TI

获取价格

耐辐射加固保障 (RHA)、300krad、12 位、四通道、1.6GSPS ADC
ADC12QJ800 TI

获取价格

ADC12xJ800 Quad, Dual, Single Channel, 800-MSPS, 12-bit, Analog-to-Digital Converter (ADC)
ADC12QJ800AAV TI

获取价格

ADC12xJ800 Quad, Dual, Single Channel, 800-MSPS, 12-bit, Analog-to-Digital Converter (ADC)
ADC12QJ800AAVQ1 TI

获取价格

ADC12xJ800-Q1 Quad, Dual, Single Channel, 800-MSPS, 12-bit, Analog-to-Digital Converter (A
ADC12QJ800AAVT TI

获取价格

ADC12xJ800 Quad, Dual, Single Channel, 800-MSPS, 12-bit, Analog-to-Digital Converter (ADC)
ADC12QJ800AAVTQ1 TI

获取价格

ADC12xJ800-Q1 Quad, Dual, Single Channel, 800-MSPS, 12-bit, Analog-to-Digital Converter (A
ADC12QJ800-Q1 TI

获取价格

ADC12xJ800 Quad, Dual, Single Channel, 800-MSPS, 12-bit, Analog-to-Digital Converter (ADC)