5秒后页面跳转
ADC10062 PDF预览

ADC10062

更新时间: 2024-11-30 22:53:35
品牌 Logo 应用领域
美国国家半导体 - NSC 转换器复用器
页数 文件大小 规格书
14页 336K
描述
10-Bit 600 ns A/D Converter with Input Multiplexer and Sample/Hold

ADC10062 数据手册

 浏览型号ADC10062的Datasheet PDF文件第2页浏览型号ADC10062的Datasheet PDF文件第3页浏览型号ADC10062的Datasheet PDF文件第4页浏览型号ADC10062的Datasheet PDF文件第5页浏览型号ADC10062的Datasheet PDF文件第6页浏览型号ADC10062的Datasheet PDF文件第7页 
June 1999  
ADC10061/ADC10062/ADC10064  
10-Bit 600 ns A/D Converter with Input Multiplexer and  
Sample/Hold  
General Description  
Features  
n Built-in sample-and-hold  
*
Using an innovative, patented multistep conversion tech-  
nique, the 10-bit ADC10061, ADC10062, and ADC10064  
CMOS analog-to-digital converters offer sub-microsecond  
conversion times yet dissipate a maximum of only 235 mW.  
n Single +5V supply  
n 1, 2, or 4-input multiplexer options  
n No external clock required  
n Speed adjust pin for faster conversions (ADC10062  
and ADC10064). See ADC10662/4 for high speed  
guaranteed performance.  
The ADC10061, ADC10062, and ADC10064 perform  
a
10-bit conversion in two lower-resolution “flashes”, thus  
yielding a fast A/D without the cost, power dissipation, and  
other problems associated with true flash approaches. The  
ADC10061 is pin-compatible with the ADC1061 but much  
faster, thus providing a convenient upgrade path for the  
ADC1061.  
Key Specifications  
n Conversion time to 10 bits  
n
600 ns typical,  
900 ns max over temperature  
800 kHz  
The analog input voltage to the ADC10061, ADC10062, and  
ADC10064 is sampled and held by an internal sampling cir-  
cuit. Input signals at frequencies from dc to over 200 kHz  
can therefore be digitized accurately without the need for an  
external sample-and-hold circuit.  
n Sampling Rate  
n Low power dissipation  
n Total unadjusted error  
n No missing codes over temperature  
235 mW (max)  
1.0 LSB (max)  
±
The ADC10062 and ADC10064 include a “speed-up” pin.  
Connecting an external resistor between this pin and ground  
reduces the typical conversion time to as little as 350 ns with  
only a small increase in linearity error.  
Applications  
n Digital signal processor front ends  
n Instrumentation  
For ease of interface to microprocessors, the ADC10061,  
ADC10062, and ADC10064 have been designed to appear  
as a memory location or I/O port without the need for exter-  
nal interface logic.  
n Disk drives  
n Mobile telecommunications  
*
U.S. Patent Number 4918449  
Simplified Block Diagram  
DS011020-1  
*
ADC10061 Only  
**  
ADC10062 and ADC10064 Only  
***  
ADC10064 Only  
TRI-STATE® is a registered trademark of National Semiconductor Corporation.  
© 1999 National Semiconductor Corporation  
DS011020  
www.national.com  

与ADC10062相关器件

型号 品牌 获取价格 描述 数据表
ADC10062BIJ ETC

获取价格

Single-Ended Data Acquisition System
ADC10062BIWMX TI

获取价格

2-CH 10-BIT FLASH METHOD ADC, PARALLEL ACCESS, PDSO24, 0.300 INCH, PLASTIC, SOP-24
ADC10062CIWM NSC

获取价格

10-Bit 600 ns A/D Converter with Input Multiplexer and Sample/Hold
ADC10062CIWMX TI

获取价格

2-CH 10-BIT FLASH METHOD ADC, PARALLEL ACCESS, PDSO24, SOP-24
ADC10062CMJ TI

获取价格

10-BIT FLASH METHOD ADC, PARALLEL ACCESS, CDIP24, CERDIP-24
ADC10062CMJ/883 ETC

获取价格

Single-Ended Data Acquisition System
ADC10062CMJ-QML TI

获取价格

IC,DATA ACQ SYSTEM,1-CHANNEL,10-BIT,DIP,24PIN,CERAMIC
ADC10064 NSC

获取价格

10-Bit 600 ns A/D Converter with Input Multiplexer and Sample/Hold
ADC10064 TI

获取价格

A/D Converter
ADC10064BIJ ETC

获取价格

Single-Ended Data Acquisition System