ADC10065

更新时间： 2024-11-08 22:53:35

品牌	Logo	应用领域
美国国家半导体 - NSC		转换器
页数	文件大小	规格书
19页	942K
描述
ADC10065 10-Bit 65 MSPS 3V A/D Converter

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ADC10065 数据手册

May 2005

ADC10065

10-Bit 65 MSPS 3V A/D Converter

General Description

Features

n Single +3.0V operation

The ADC10065 is a monolithic CMOS analog-to-digital con-

verter capable of converting analog input signals into 10-bit

digital words at 65 Megasamples per second (MSPS). This

converter uses a differential, pipeline architecture with digital

error correction and an on-chip sample-and-hold circuit to

provide a complete conversion solution, and to minimize

power consumption, while providing excellent dynamic per-

formance. A unique sample-and-hold stage yields a full-

power bandwidth of 400 MHz. Operating on a single 3.0V

power supply, this device consumes just 68.4 mW at

65 MSPS, including the reference current. The Standby

feature reduces power consumption to just 14 .1 mW.

n Selectable 2.0 V_P-P, 1.5 V_P-P, or 1.0 V_P-Pfull-scale input

swing

n 400 MHz −3 dB input bandwidth

n Low power consumption

n Standby mode

n On-chip reference and sample-and-hold amplifier

n Offset binary or two’s complement data format

n Separate adjustable output driver supply to

accommodate 2.5V and 3.3V logic families

n 28-pin TSSOP package

The differential inputs provide a full scale selectable input

swing of 2.0 V_P-P, 1.5 V_P-P, 1.0 V_P-P, with the possibility of a

single-ended input. Full use of the differential input is recom-

mended for optimum performance. An internal +1.2V preci-

sion bandgap reference is used to set the ADC full-scale

range, and also allows the user to supply a buffered refer-

enced voltage for those applications requiring increased ac-

curacy. The output data format is 10-bit offset binary, or two’s

complement.

Key Specifications

n Resolution

10 Bits

65 MSPS

400 MHz

n Conversion Rate

n Full Power Bandwidth

n DNL

n SNR (f_IN= 11 MHz)

n SFDR (f_IN= 11 MHz)

n Data Latency

0.3 LSB (typ)

59.6 dB (typ)

−80 dB (typ)

6 Clock Cycles

+3.0V

This device is available in the 28-lead TSSOP package and

will operate over the industrial temperature range of −40˚C to

+85˚C.

n Supply Voltage

n Power Consumption, 65 MHz

68.4 mW

Applications

n Ultrasound and Imaging

n Instrumentation

n Cellular Based Stations/Communications Receivers

n Sonar/Radar

n xDSL

n Wireless Local Loops

n Data Acquisition Systems

n DSP Front Ends

Connection Diagram

20077901

DS200779

www.national.com

12 3 4 5 6 7...19

中文翻译

下载PDF

与ADC10065相关器件

型号	品牌	获取价格	描述	数据表
ADC10065CIMT	NSC	获取价格	ADC10065 10-Bit 65 MSPS 3V A/D Converter
ADC10065CIMT/NOPB	NSC	获取价格	IC 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28, TSSOP-28, Analog to Digita
ADC10065CIMT/NOPB	TI	获取价格	10 位、65MSPS 模数转换器 (ADC) \| PW \| 28 \| -40 to 85
ADC10065CIMTX	NSC	获取价格	ADC10065 10-Bit 65 MSPS 3V A/D Converter
ADC10065CIMTX/NOPB	TI	获取价格	10 位、65MSPS 模数转换器 (ADC) \| PW \| 28 \| -40 to 85
ADC10065QCIMT	NSC	获取价格	IC,A/D CONVERTER,SINGLE,10-BIT,CMOS,TSSOP,28PIN
ADC10065QCIMTX	NSC	获取价格	IC,A/D CONVERTER,SINGLE,10-BIT,CMOS,TSSOP,28PIN
ADC1006S055	NXP	获取价格	Single 10 bits ADC, up to 55 MHz or 70 MHz
ADC1006S055	IDT	获取价格	Single 10 bits ADC, up to 55 MHz or 70 MHz
ADC1006S055H	IDT	获取价格	Single 10 bits ADC, up to 55 MHz or 70 MHz

与ADC10065相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

22
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

21
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

48
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

39

产品中心

服务支持

精选活动

关于我们

帮助中心

ADC10065

ADC10065 数据手册

与ADC10065相关器件

与ADC10065相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ADC10065

ADC10065 数据手册

与ADC10065相关器件

与ADC10065相关文章

您还可以找

您在本页遇到什么问题？