5秒后页面跳转
AD8324ACP-REEL7 PDF预览

AD8324ACP-REEL7

更新时间: 2024-02-08 14:38:43
品牌 Logo 应用领域
亚德诺 - ADI 线路驱动器或接收器驱动程序和接口接口集成电路
页数 文件大小 规格书
16页 639K
描述
3.3 V Upstream Cable Line Driver

AD8324ACP-REEL7 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Active零件包装代码:QFN
包装说明:4 X 4 MM, MO-220VGGD-1, CSP-20针数:20
Reach Compliance Code:unknown风险等级:5.63
差分输出:YES驱动器位数:1
输入特性:STANDARD接口集成电路类型:LINE DRIVER
接口标准:GENERAL PURPOSEJESD-30 代码:S-XQCC-N20
JESD-609代码:e0长度:4 mm
湿度敏感等级:3功能数量:1
端子数量:20最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:UNSPECIFIED
封装代码:HVQCCN封装形状:SQUARE
封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE峰值回流温度(摄氏度):240
座面最大高度:1 mm最大供电电压:3.47 V
最小供电电压:3.13 V标称供电电压:3.3 V
表面贴装:YES温度等级:INDUSTRIAL
端子面层:TIN LEAD端子形式:NO LEAD
端子节距:0.5 mm端子位置:QUAD
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:4 mm

AD8324ACP-REEL7 数据手册

 浏览型号AD8324ACP-REEL7的Datasheet PDF文件第9页浏览型号AD8324ACP-REEL7的Datasheet PDF文件第10页浏览型号AD8324ACP-REEL7的Datasheet PDF文件第11页浏览型号AD8324ACP-REEL7的Datasheet PDF文件第13页浏览型号AD8324ACP-REEL7的Datasheet PDF文件第14页浏览型号AD8324ACP-REEL7的Datasheet PDF文件第15页 
AD8324  
The BYP pin is used to decouple the output stage to ground.  
Typically, for normal DOCSIS operation, the BYP pin should be  
decoupled to ground with a 0.1 µF capacitor. However, in  
applications that may require transient on/off times faster than  
2 µs, smaller capacitors may be used, but it should be noted that  
the BYP pin should always be decoupled to ground.  
Another measure of signal integrity is adjacent channel power,  
commonly referred to as ACP. DOCSIS 2.0, section 6.2.21.1.1  
states,Spurious emissions from a transmitted carrier may  
occur in an adjacent channel that could be occupied by a carrier  
of the same or different symbol rates.Figure 13 shows the  
typical ACP for a 61 dBmV (approximately 12 dBm) QPSK  
signal taken at the output of the AD8324 evaluation board. The  
transmit channel width and adjacent channel width in Figure 13  
correspond to the symbol rates of 160 kSym/s. Table 6 shows  
the ACP results for the AD8324 driving a QPSK, 61 dBmV  
signal for all conditions in DOCSIS Table 6-9, Adjacent Channel  
Spurious Emissions.  
POWER SAVING FEATURES  
The AD8324 incorporates three distinct methods of reducing  
power consumption: transmit disable and sleep modes for  
between-burst and shutdown modes, as well as gain dependent  
quiescent current for transmit enable mode.  
The asynchronous TXEN pin is used to place the AD8324 into  
between-burst mode. In this reduced current state, the 75 Ω  
output impedance is maintained. Applying Logic 0 to the TXEN  
pin deactivates the on-chip amplifier, providing a 98.8% reduc-  
tion in consumed power. For 3.3 V operation, the supply current  
is typically reduced from 207 mA to 2.5 mA. In this mode of  
operation, between-burst noise is minimized and high input to  
output isolation is achieved. In addition to the TXEN pin, the  
UTILIZING DIPLEX FILTERS  
The AD8324 was designed to drive 61 dBmV without any  
external filtering and still meet DOCSIS spurious emissions and  
distortion requirements. However, in most upstream CATV  
applications, a diplex filter is used to separate the upstream and  
downstream signal paths from one another. The diplex filter  
does have insertion loss that the upstream driver needs to over-  
come, but it also provides a low-pass filter. The addition of this  
low-pass filter to the signal chain can greatly attenuate second  
harmonic products of channels above 21 MHz and third  
harmonic products of channels at or above 14 MHz up for  
diplexers with a 42 MHz upstream cutoff. Similar performance  
gains can be achieved using European-specified diplexers to  
filter second harmonics for channels above 33 MHz and third  
harmonics for channels above 22 MHz (65 MHz upstream  
cutoff). This filtering allows the AD8324 to drive up to  
63 dBmV of QPSK (this level can vary by application and  
modulation type).  
SLEEP  
AD8324 also incorporates an asynchronous  
may be used to further reduce the supply current to approx-  
SLEEP  
pin, which  
imately 30 µA. Applying Logic 0 to the  
pin places the  
SLEEP  
mode. Transitioning into or out of  
SLEEP  
amplifier into  
mode may result in a transient voltage at the output of the  
amplifier.  
In addition to the sleep and transmit disable functions, the  
AD8324 provides yet another means of reducing system power  
consumption. While in the transmit enable state, the AD8324  
incorporates supply current scaling, which allows for lower  
power consumption at lower gain codes. Figure 20 shows the  
typical relationship between supply current and gain code.  
NOISE AND DOCSIS  
At minimum gain, the AD8324 output noise spectral density is  
1.3 nV/√Hz measured at 10 MHz. DOCSIS Table 6-10, Spurious  
Emissions in 5 MHz to 42 MHz, specifies the output noise for  
various symbol rates. The calculated noise power in dBmV for  
160 kSym/s is  
DISTORTION, ADJACENT CHANNEL POWER, AND  
DOCSIS  
To deliver the DOCSIS required 58 dBmV of QPSK signal and  
55 dBmV of 16 QAM signal, the PA is required to deliver up to  
61 dBmV. This added power is required to compensate for  
losses associated with the diplex filter or other passive compo-  
nents that may be included in the upstream path of cable  
modems or set-top boxes. It should be noted that the AD8324  
was characterized with a differential input signal. Figures 7 to 10  
show the AD8324 second and third harmonic distortion perfor-  
mance versus the fundamental frequency for various output  
power levels. These figures are useful for determining the in-  
band harmonic levels from 5 MHz to 65 MHz. Harmonics  
higher in frequency (above 42 MHz for DOCSIS and above  
65 MHz for Euro-DOCSIS) will be sharply attenuated by the  
low-pass filter function of the diplexer.  
20 × log [√(1.3 nV/√Hz)2 × 160 kHz] + 60 = –65.7 dBmV  
Comparing the computed noise power of –65.7 dBmV to the  
+8 dBmV signal yields –73.7 dBc, which meets the required  
level set forth in DOCSIS Table 6-10. As the AD8324 gain is  
increased above this minimum value, the output signal  
increases at a faster rate than the noise, resulting in a signal-to-  
noise ratio that improves with gain. In transmit disable mode,  
the output noise spectral density is 1.1 nV/√Hz, which results in  
–67 dBmV when computed over 160 kSym/s. The noise power  
was measured directly at the AD8324AR-EVAL’s output.  
Rev. 0 | Page 12 of 16  
 

与AD8324ACP-REEL7相关器件

型号 品牌 获取价格 描述 数据表
AD8324ACPZ ADI

获取价格

3.3 V Upstream Cable Line Driver
AD8324ACPZ-REEL7 ADI

获取价格

3.3 V Upstream Cable Line Driver
AD8324JRQ ADI

获取价格

3.3 V Upstream Cable Line Driver
AD8324JRQ-EVAL ADI

获取价格

3.3 V Upstream Cable Line Driver
AD8324JRQ-REEL ADI

获取价格

3.3 V Upstream Cable Line Driver
AD8324JRQ-REEL7 ADI

获取价格

3.3 V Upstream Cable Line Driver
AD8324JRQZ ADI

获取价格

3.3 V Upstream Cable Line Driver
AD8324JRQZ-REEL ADI

获取价格

3.3 V Upstream Cable Line Driver
AD8324JRQZ-REEL7 ADI

获取价格

3.3 V Upstream Cable Line Driver
AD8325 ADI

获取价格

5 V CATV Line Driver Fine Step Output Power Control