5秒后页面跳转
AD4632-16 PDF预览

AD4632-16

更新时间: 2023-12-20 18:44:57
品牌 Logo 应用领域
亚德诺 - ADI /
页数 文件大小 规格书
51页 2023K
描述
16位、500 kSPS、双通道SAR ADC

AD4632-16 数据手册

 浏览型号AD4632-16的Datasheet PDF文件第45页浏览型号AD4632-16的Datasheet PDF文件第46页浏览型号AD4632-16的Datasheet PDF文件第47页浏览型号AD4632-16的Datasheet PDF文件第49页浏览型号AD4632-16的Datasheet PDF文件第50页浏览型号AD4632-16的Datasheet PDF文件第51页 
Data Sheet  
AD4630-16/AD4632-16  
REGISTER DETAILS  
Table 42. Bit Descriptions for IO  
Bits  
Bit Name  
Description  
Reset  
Access  
[7:1]  
0
RESERVED  
IO2X  
Reserved.  
0x0  
0x0  
R
Double Output Driver Strength.  
1 = double output driver strength.  
0 = normal output driver strength.  
R/W  
TEST PATTERN REGISTERS  
Address: 0x23, Reset: 0x0F, Name: TEST_PAT_BYTE0  
Table 43. Bit Descriptions for TEST_PAT_BYTE0  
Bits  
Bit Name  
Description  
Reset  
Access  
[7:0]  
TEST_DATA_PAT[7:0]  
32-Bit Test Pattern. Applied to both channels when OUT_DATA_MD = 4 (see the Modes Register section). 0xF  
R/W  
Address: 0x24, Reset: 0x0F, Name: TEST_PAT_BYTE1  
Table 44. Bit Descriptions for TEST_PAT_BYTE1  
Bits  
Bit Name  
Description  
Reset  
Access  
[7:0]  
TEST_DATA_PAT[15:8]  
32-Bit Test Pattern. Applied to both channels when OUT_DATA_MD = 4 (see the Modes Register  
section).  
0xF  
R/W  
Address: 0x25, Reset: 0x5A, Name: TEST_PAT_BYTE2  
Table 45. Bit Descriptions for TEST_PAT_BYTE2  
Bits  
Bit Name  
Description  
Reset  
Access  
[7:0]  
TEST_DATA_PAT[23:16]  
32-Bit Test Pattern. Applied to both channels when OUT_DATA_MD = 4 (see the Modes Register  
section).  
0x5A  
R/W  
Address: 0x26, Reset: 0x5A, Name: TEST_PAT_BYTE3  
analog.com  
Rev. A | 48 of 51  

与AD4632-16相关器件

型号 品牌 获取价格 描述 数据表
AD4632-24 ADI

获取价格

24位、500 kSPS、双通道SAR ADC
AD4680 ADI

获取价格

Differential Inputs, 1 MSPS/500 kSPS, Dual Simultaneous Sampling SAR ADCs
AD4680BCPZ-RL ADI

获取价格

Differential Inputs, 1 MSPS/500 kSPS, Dual Simultaneous Sampling SAR ADCs
AD4680BCPZ-RL7 ADI

获取价格

Differential Inputs, 1 MSPS/500 kSPS, Dual Simultaneous Sampling SAR ADCs
AD4681 ADI

获取价格

Differential Inputs, 1 MSPS/500 kSPS, Dual Simultaneous Sampling SAR ADCs
AD4681BCPZ-RL ADI

获取价格

Differential Inputs, 1 MSPS/500 kSPS, Dual Simultaneous Sampling SAR ADCs
AD4681BCPZ-RL7 ADI

获取价格

Differential Inputs, 1 MSPS/500 kSPS, Dual Simultaneous Sampling SAR ADCs
AD4682 ADI

获取价格

Pseudo Differential Input, 1 MSPS/500 kSPS, Dual, Simultaneous Sampling, 16-Bit, SAR ADCs
AD4682BCPZ-RL ADI

获取价格

Pseudo Differential Input, 1 MSPS/500 kSPS, Dual, Simultaneous Sampling, 16-Bit, SAR ADCs
AD4682BCPZ-RL7 ADI

获取价格

Pseudo Differential Input, 1 MSPS/500 kSPS, Dual, Simultaneous Sampling, 16-Bit, SAR ADCs