5秒后页面跳转
9ZX21901DKLF PDF预览

9ZX21901DKLF

更新时间: 2024-01-20 10:13:24
品牌 Logo 应用领域
艾迪悌 - IDT PC驱动逻辑集成电路
页数 文件大小 规格书
20页 341K
描述
19-Output DB1900Z for PCIe Gen1-4 and QPI/UPI

9ZX21901DKLF 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:VFQFPN
包装说明:HVQCCN,针数:72
Reach Compliance Code:compliant风险等级:2.29
系列:9ZX输入调节:DIFFERENTIAL MUX
JESD-30 代码:S-XQCC-N72JESD-609代码:e3
长度:10 mm逻辑集成电路类型:PLL BASED CLOCK DRIVER
湿度敏感等级:3功能数量:1
反相输出次数:端子数量:72
实输出次数:38最高工作温度:70 °C
最低工作温度:输出特性:3-STATE
封装主体材料:UNSPECIFIED封装代码:HVQCCN
封装形状:SQUARE封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
峰值回流温度(摄氏度):260座面最大高度:1 mm
最大供电电压 (Vsup):3.465 V最小供电电压 (Vsup):3.135 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
温度等级:COMMERCIAL端子面层:Tin (Sn)
端子形式:NO LEAD端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:10 mmBase Number Matches:1

9ZX21901DKLF 数据手册

 浏览型号9ZX21901DKLF的Datasheet PDF文件第2页浏览型号9ZX21901DKLF的Datasheet PDF文件第3页浏览型号9ZX21901DKLF的Datasheet PDF文件第4页浏览型号9ZX21901DKLF的Datasheet PDF文件第6页浏览型号9ZX21901DKLF的Datasheet PDF文件第7页浏览型号9ZX21901DKLF的Datasheet PDF文件第8页 
9ZX21901D DATASHEET  
Electrical Characteristics – Absolute Maximum Ratings  
PARAMETER  
SYMBOL  
CONDITIONS  
UNITS NOTES  
MIN  
TYP  
MAX  
Supply Voltage  
Input Low Voltage  
Input High Voltage  
Input High Voltage  
VDDx  
VIL  
3.9  
V
V
V
V
1,2  
1
GND-0.5  
VIH  
Except for SMBus interface  
SMBus clock and data pins  
VDD+0.5  
3.9  
1,3  
1
VIHSMB  
1
Storage Temperature  
Junction Temperature  
Ts  
Tj  
-65  
150  
125  
°C  
°C  
1
1
Input ESD protection  
ESD prot  
Human Body Model  
2000  
V
1Guaranteed by design and characterization, not 100% tested in production.  
2 Operation under these conditions is neither implied nor guaranteed.  
3 Not to exceed 3.9V.  
Electrical Characteristics – DIF_IN Clock Input Parameters  
Over specified temperature and voltage ranges unless otherwise indicated. See Test Loads for loading conditions.  
PARAMETER  
SYMBOL  
VCROSS  
CONDITIONS  
MIN  
150  
TYP  
MAX  
900  
UNITS NOTES  
Input Crossover Voltage  
Crossover voltage  
mV  
1
Input Swing - DIF_IN  
Input Slew Rate - DIF_IN  
Input Leakage Current  
Input Duty Cycle  
VSWING  
dv/dt  
IIN  
Differential value  
Measured differentially  
300  
0.35  
-5  
mV  
V/ns  
uA  
1
8
5
1,2  
VIN = VDD , VIN = GND  
dtin  
Measurement from differential waveform  
45  
55  
%
1
1
Input Jitter - Cycle to Cycle  
JDIFIn  
Differential measurement  
0
125  
ps  
1 Guaranteed by design and characterization, not 100% tested in production.  
2Slew rate measured through +/-75mV window centered around differential zero.  
Electrical Characteristics – SMBus  
Over specified temperature and voltage ranges unless otherwise indicated. See Test Loads for Loading Conditions  
PARAMETER  
SYMBOL  
CONDITIONS  
MIN  
TYP  
MAX  
UNITS NOTES  
SMBus Input Low Voltage  
SMBus Input High Voltage  
VILSMB  
VIHSMB  
0.8  
VDDSMB  
0.4  
V
V
2.1  
SMBus Output Low Voltage VOLSMB  
@ IPULLUP  
@ VOL  
V
SMBus Sink Current  
Nominal Bus Voltage  
SCLK/SDATA Rise Time  
IPULLUP  
VDDSMB  
tRSMB  
4
mA  
2.7  
3.6  
1000  
300  
V
1
1
1
(Max VIL - 0.15) to (Min VIH + 0.15)  
(Min VIH + 0.15) to (Max VIL - 0.15)  
ns  
ns  
SCLK/SDATA Fall Time  
SMBus Operating  
Frequency  
tFSMB  
fMAXSMB  
Maximum SMBus operating frequency  
400  
kHz  
5
1Guaranteed by design and characterization, not 100% tested in production.  
2Control input must be monotonic from 20% to 80% of input swing.  
3Time from deassertion until outputs are >200 mV  
4DIF_IN input  
5The differential input clock must be running for the SMBus to be active  
APRIL 17, 2018  
5
19-OUTPUT DB1900Z FOR PCIE GEN1-4 AND QPI/UPI  

与9ZX21901DKLF相关器件

型号 品牌 描述 获取价格 数据表
9ZX21901DKLFT IDT 19-Output DB1900Z for PCIe Gen1-4 and QPI/UPI

获取价格

9ZXL0451E RENESAS 4-Output DB800ZL PCIe Zero-Delay/Fanout Clock Buffer

获取价格

9ZXL0631E IDT 6-Output DB800ZL Derivative for PCIe Gen1–4

获取价格

9ZXL0631E RENESAS 6-Output DB800ZL PCIe Zero-Delay/Fanout Clock Buffer

获取价格

9ZXL0631EKILF IDT 6-Output DB800ZL Derivative for PCIe Gen1–4

获取价格

9ZXL0631EKILFT IDT 6-Output DB800ZL Derivative for PCIe Gen1–4

获取价格