5秒后页面跳转
9ZX21901DKLF PDF预览

9ZX21901DKLF

更新时间: 2024-02-04 01:31:35
品牌 Logo 应用领域
艾迪悌 - IDT PC驱动逻辑集成电路
页数 文件大小 规格书
20页 341K
描述
19-Output DB1900Z for PCIe Gen1-4 and QPI/UPI

9ZX21901DKLF 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:VFQFPN
包装说明:HVQCCN,针数:72
Reach Compliance Code:compliant风险等级:2.29
系列:9ZX输入调节:DIFFERENTIAL MUX
JESD-30 代码:S-XQCC-N72JESD-609代码:e3
长度:10 mm逻辑集成电路类型:PLL BASED CLOCK DRIVER
湿度敏感等级:3功能数量:1
反相输出次数:端子数量:72
实输出次数:38最高工作温度:70 °C
最低工作温度:输出特性:3-STATE
封装主体材料:UNSPECIFIED封装代码:HVQCCN
封装形状:SQUARE封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
峰值回流温度(摄氏度):260座面最大高度:1 mm
最大供电电压 (Vsup):3.465 V最小供电电压 (Vsup):3.135 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
温度等级:COMMERCIAL端子面层:Tin (Sn)
端子形式:NO LEAD端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:10 mmBase Number Matches:1

9ZX21901DKLF 数据手册

 浏览型号9ZX21901DKLF的Datasheet PDF文件第1页浏览型号9ZX21901DKLF的Datasheet PDF文件第2页浏览型号9ZX21901DKLF的Datasheet PDF文件第3页浏览型号9ZX21901DKLF的Datasheet PDF文件第5页浏览型号9ZX21901DKLF的Datasheet PDF文件第6页浏览型号9ZX21901DKLF的Datasheet PDF文件第7页 
9ZX21901D DATASHEET  
Pin Descriptions (cont.)  
PIN #  
PIN NAME  
PIN TYPE  
DESCRIPTION  
Active low input for enabling DIF pair 6.  
37  
OE6#  
DIF_7  
IN  
1 =disable outputs, 0 = enable outputs  
HCSL true clock output  
38  
39  
OUT  
OUT  
DIF_7#  
HCSL Complementary clock output  
Active low input for enabling DIF pair 7.  
1 =disable outputs, 0 = enable outputs  
HCSL true clock output  
40  
OE7#  
IN  
41  
42  
DIF_8  
OUT  
OUT  
DIF_8#  
HCSL Complementary clock output  
Active low input for enabling DIF pair 8.  
1 =disable outputs, 0 = enable outputs  
Ground pin.  
43  
OE8#  
IN  
44  
45  
46  
47  
GND  
GND  
PWR  
OUT  
OUT  
VDD  
Power supply, nominal 3.3V  
DIF_9  
DIF_9#  
HCSL true clock output  
HCSL Complementary clock output  
Active low input for enabling DIF pair 9.  
1 =disable outputs, 0 = enable outputs  
HCSL true clock output  
48  
OE9#  
IN  
49  
50  
DIF_10  
OUT  
OUT  
DIF_10#  
HCSL Complementary clock output  
Active low input for enabling DIF pair 10.  
1 =disable outputs, 0 = enable outputs  
HCSL true clock output  
51  
OE10#  
IN  
52  
53  
DIF_11  
OUT  
OUT  
DIF_11#  
HCSL Complementary clock output  
Active low input for enabling DIF pair 11.  
1 =disable outputs, 0 = enable outputs  
HCSL true clock output  
54  
OE11#  
IN  
55  
56  
DIF_12  
OUT  
OUT  
DIF_12#  
HCSL Complementary clock output  
Active low input for enabling DIF pair 12.  
1 =disable outputs, 0 = enable outputs  
Power supply, nominal 3.3V  
57  
OE12#  
IN  
58  
59  
60  
61  
62  
63  
64  
65  
66  
67  
68  
69  
70  
71  
72  
VDD  
PWR  
OUT  
OUT  
OUT  
OUT  
GND  
OUT  
OUT  
OUT  
OUT  
PWR  
OUT  
OUT  
OUT  
OUT  
DIF_13  
DIF_13#  
DIF_14  
DIF_14#  
GND  
HCSL true clock output  
HCSL Complementary clock output  
HCSL true clock output  
HCSL Complementary clock output  
Ground pin.  
DIF_15  
DIF_15#  
DIF_16  
DIF_16#  
VDD  
HCSL true clock output  
HCSL Complementary clock output  
HCSL true clock output  
HCSL Complementary clock output  
Power supply, nominal 3.3V  
DIF_17  
DIF_17#  
DIF_18  
DIF_18#  
HCSL true clock output  
HCSL Complementary clock output  
HCSL true clock output  
HCSL Complementary clock output  
19-OUTPUT DB1900Z FOR PCIE GEN1-4 AND QPI/UPI  
4
APRIL 17, 2018  

与9ZX21901DKLF相关器件

型号 品牌 描述 获取价格 数据表
9ZX21901DKLFT IDT 19-Output DB1900Z for PCIe Gen1-4 and QPI/UPI

获取价格

9ZXL0451E RENESAS 4-Output DB800ZL PCIe Zero-Delay/Fanout Clock Buffer

获取价格

9ZXL0631E IDT 6-Output DB800ZL Derivative for PCIe Gen1–4

获取价格

9ZXL0631E RENESAS 6-Output DB800ZL PCIe Zero-Delay/Fanout Clock Buffer

获取价格

9ZXL0631EKILF IDT 6-Output DB800ZL Derivative for PCIe Gen1–4

获取价格

9ZXL0631EKILFT IDT 6-Output DB800ZL Derivative for PCIe Gen1–4

获取价格