9DBL02 DATASHEET
Pin Configuration
24 23 22 21 20 19
FB_DNC 1
FB_DNC# 2
VDDR3.3 3
CLK_IN 4
DIF1#
DIF1
18
17
16
15
14
9DBL0242/52/P2
connect epad to
GND
VDDA3.3
vOE0#
DIF0#
CLK_IN# 5
GNDDIG 6
13 DIF0
7
8
9 10 11 12
24-pin VFQFPN, 4x4 mm, 0.5mm pitch
^ prefix indicates internal 120KOhm pull up resistor
^v prefix indicates internal 120KOhm pull up AND
pull down resistor (biased to VDD/2)
v prefix indicates internal 120KOhm pull down
resistor
SMBus Address Selection Table
+
Read/Write bit
SADR
Address
1101011
1101100
1101101
x
x
x
0
M
1
State of SADR on first application of
CKPWRGD_PD#
Note: If not using CKPWRGD (CKPWRGD tied to VDD3.3), all 3.3V VDD need to transition
from 2.1V to 3.135V in <300usec.
Power Management Table
SMBus
OE bit
X
DIFx/DIFx#
CKPWRGD_PD#
CLK_IN
OEx# Pin
PLL
True O/P
Low1
Comp. O/P
Low1
0
1
1
1
X
X
0
Off
On3
On3
On3
Running
Running
Running
1
1
0
Running
Disabled1
Disabled1
Running
Disabled1
Disabled1
1
X
1. The output state is set by B11[1:0] (Low/Low default)
2. Input polarities defined as default values for xx41/xx51 devices.
3. If Bypass mode is selected, the PLL will be off, and outputs will be running.
Power Connections
PLL Operating Mode
Pin Number
Description
Byte1 [7:6] Byte1 [4:3]
VDD
3
8
GND
25
6
HiBW_BypM_LoBW#
MODE
PLL Lo BW
Bypass
Readback
Control
00
Input receiver analog
Digital Power
DIF outputs
0
M
1
00
01
11
01
10,21
16
25
PLL Hi BW
11
25
PLL Analog
2-OUTPUT 3.3V PCIE ZERO-DELAY BUFFER
2
OCTOBER 6, 2016