5秒后页面跳转
854S013BGLF PDF预览

854S013BGLF

更新时间: 2024-01-07 23:02:16
品牌 Logo 应用领域
艾迪悌 - IDT 驱动光电二极管逻辑集成电路
页数 文件大小 规格书
14页 664K
描述
Clock Driver, S Series, 3 True Output(s), 3 Inverted Output(s), PDSO20, 6.50 X 4.40 MM, 0.925 MM HEIGHT, ROHS COMPLIANT, MO-153, TSSOP-20

854S013BGLF 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:TSSOP包装说明:6.50 X 4.40 MM, 0.925 MM HEIGHT, ROHS COMPLIANT, MO-153, TSSOP-20
针数:20Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.84系列:S
输入调节:STANDARDJESD-30 代码:R-PDSO-G20
JESD-609代码:e3长度:6.5 mm
逻辑集成电路类型:CLOCK DRIVER湿度敏感等级:1
功能数量:2反相输出次数:3
端子数量:20实输出次数:3
最高工作温度:70 °C最低工作温度:
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):260认证状态:Not Qualified
座面最大高度:1.2 mm最大供电电压 (Vsup):3.465 V
最小供电电压 (Vsup):3.135 V标称供电电压 (Vsup):3.3 V
表面贴装:YES温度等级:COMMERCIAL
端子面层:MATTE TIN端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:4.4 mm
Base Number Matches:1

854S013BGLF 数据手册

 浏览型号854S013BGLF的Datasheet PDF文件第1页浏览型号854S013BGLF的Datasheet PDF文件第3页浏览型号854S013BGLF的Datasheet PDF文件第4页浏览型号854S013BGLF的Datasheet PDF文件第5页浏览型号854S013BGLF的Datasheet PDF文件第6页浏览型号854S013BGLF的Datasheet PDF文件第7页 
ICS854S013  
LOW SKEW, DUAL, 1-TO-3 DIFFERENTIAL-TO-LVDS FANOUT BUFFER  
PRELIMINARY  
Table 1. Pin Descriptions  
Number  
1, 2  
Name  
nQA0, QA0  
VDD  
Type  
Description  
Output  
Power  
Input  
Differential output pair. LVDS interface levels.  
Power supply pins.  
3, 8, 16  
4
PCLKA  
Pulldown  
Non-inverting differential clock input.  
5
nPCLKA  
PCLKB  
Input  
Pullup  
Pulldown  
Pullup  
Inverting differential clock input. VDD/2 default when left floating.  
Non-inverting differential clock input.  
6
Input  
7
nPCLKB  
nQB0, QB0  
GND  
Input  
Inverting differential clock input. VDD/2 default when left floating.  
Differential output pair. LVDS interface levels.  
Power supply ground.  
9, 10  
11  
Output  
Power  
Output  
Output  
Output  
12, 13  
14, 15  
17, 18  
nQB1, QB1  
nQB2, QB2  
nQA2, QA2  
Differential output pair. LVDS interface levels.  
Differential output pair. LVDS interface levels.  
Differential output pair. LVDS interface levels.  
19, 20  
nQA1, QA1  
Output  
Differential output pair. LVDS interface levels.  
NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.  
Table 2. Pin Characteristics  
Symbol  
CIN  
Parameter  
Test Conditions  
Minimum  
Typical  
Maximum  
Units  
pF  
Input Capacitance  
Input Pullup Resistor  
4
RPULLUP  
51  
51  
k  
RPULLDOWN Input Pulldown Resistor  
kΩ  
Table 3. Clock Input Function Table  
Inputs  
Outputs  
PCLKA, PCLKB nPCLKA, nPCLKB QA[0:2], QB[0:2] nQA[0:2], nQB[0:2]  
Input to Output Mode  
Differential to Differential  
Differential to Differential  
Single-ended to Differential  
Single-ended to Differential  
Single-ended to Differential  
Single-ended to Differential  
Polarity  
0
1
LOW  
HIGH  
LOW  
HIGH  
HIGH  
LOW  
HIGH  
LOW  
HIGH  
LOW  
LOW  
HIGH  
Non-Inverting  
Non-Inverting  
Non-Inverting  
Non-Inverting  
Inverting  
1
0
0
Biased; NOTE 1  
1
Biased; NOTE 1  
Biased; NOTE 1  
Biased; NOTE 1  
0
1
Inverting  
NOTE 1: Please refer to the Application Information Section, Wiring the Differential Input to Accept Single-ended Levels.  
IDT™ / ICS™ LVDS FANOUT BUFFER  
2
ICS854S013BG REV. A FEBRUARY 26, 2008  

与854S013BGLF相关器件

型号 品牌 描述 获取价格 数据表
854S013BGLFT IDT Clock Driver, S Series, 3 True Output(s), 3 Inverted Output(s), PDSO20, 6.50 X 4.40 MM, 0.

获取价格

854S013I IDT Clock Driver

获取价格

854S013ILF IDT Clock Driver

获取价格

854S013ILFT IDT Clock Driver

获取价格

854S015CG-01LF IDT Clock Driver, 854S Series, 5 True Output(s), 0 Inverted Output(s), PDSO24, 4.40 X 7.80 MM,

获取价格

854S015CG-01LFT IDT Clock Driver, 854S Series, 5 True Output(s), 0 Inverted Output(s), PDSO24, 4.40 X 7.80 MM,

获取价格